FFT with Minimum Hardware Utilization and Latency Using NEDA

Journal Title: International Journal of Science and Research (IJSR) - Year 2015, Vol 4, Issue 2

Abstract

New Distributed Arithmetic (NEDA) technique is being used in many digital signal processing systems that require MAC (multiply and accumulate) units. FFT (Fast Fourier Transform) is a method for computing the DFT with reduced number of computations. Distributed arithmetic technique is used to implement the sum of product terms and this technique uses ROM, Adder and Shifter for the purpose of implementation, but in NEDA technique only Adder and Shifter is used. So, the size of the architecture is reduced with respect to Distributed arithmetic technique, and thus the speed and throughput of the architecture is enhanced. The advantages of this method are reduced hardware and improved latency. The advantage of using Radix-4 algorithm is that it retains the simplicity of Radix-2 algorithm and gives the output with lesser complexity. Design of FFT using NEDA improves performance of the system in terms of speed, power and area. The VHDL language is used for coding, synthesis can be done by means of Xilinx-ISE and Model-Sim can be used for simulation.

Authors and Affiliations

Keywords

Related Articles

An Advanced Method for Solving Fuzzy Transportation Problem with Minimum Cost Using Robust Ranking Method (RRT)

The aim of Fuzzy Transportation is to find the least transportation cost of some commodities through a capacitated network when the supply and demand of nodes and the capacity and cost of edges are represented as Fuzzy n...

Hierarchical Bayes Small Area Estimation for Gender Parity Index in Education: Case Study East Java Province

Hierarchical Bayes Small Area Estimation for Gender Parity Index in Education: Case Study East Java Province

A Search Algorithm “My-Search” To Find Elements

"THIS IS A ALGORITHM WHICH HAS THE SAME TIME COMPLEXITY AS THAT OF LINEAR SEARCH OF -O(n)-.BUT STILL IT IS BETTER THAN -LINEAR SEARCH- IN TERMS OF EXECUTION TIME. LET A[ ] BE THE ARRAY OF SOME SIZE N. IF THE ELEMENT WHIC...

Enhancing Security in Cloud Storage using ECC Algorithm

Security in cloud computing is an evolving area in today

Arrhythmia Denoising and Detection using DWT Technique: A Review

Electrocardiogram (ECG) signal has been widely used for heart diagnosis. This paper presents a VLSI based design of high speed and area efficient distributive arithmetic discrete wavelet transform (DA-DWT) for Arrhythmia...

Download PDF file
  • EP ID EP356699
  • DOI -
  • Views 79
  • Downloads 0

How To Cite

(2015). FFT with Minimum Hardware Utilization and Latency Using NEDA. International Journal of Science and Research (IJSR), 4(2), -. https://europub.co.uk/articles/-A-356699