FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP

Abstract

This article is devoted to the creation of a firmware implementation of the digital phaselocked loop (DPLL). DPLLs are more perspective than analog PLLs in terms of reliability and technical characteristics. Moreover, DPLLs potentially have better noise immunity than analog ones. Advantage of the firmware implementation of the DPLL is its flexibility in configuration. So, the creation of such implementation gives a possibility to speed up further investigation of DPLL noise immunity. The article describes the block diagram of the DPLL and explains its principle of operation. Furthermore, this article presents mathematical models of all building blocks of the DPLL, including their transfer functions and difference equations. In addition, there are deducted the formulas for digital filter coefficients on the basis of a location of poles and zeros of the DPLL transfer function. The block diagram of hardware part of the DPLL implementation is also presented. It is built on STM microcontroller and a PC (personal computer), which is connected to it in order to collect data during an operation of the DPLL. The algorithm of software part of the DPLL implementation is depicted in this paper as well. In order to prove an ability of work of created firmware implementation the frequency acquisition process of harmonic oscillation is investigated. The paper shows diagrams of DPLL key signals. Experimental results were collected and compared with investigation results of existing simulation model of this DPLL. Their comparison demonstrates full accordance of experimental (firmware) and simulation models of the DPLL.

Authors and Affiliations

Andriy Bondariev, Serhiy Altunin

Keywords

Related Articles

THE PROCEDURE OF OPTIMIZATION OF LINEAR PERIODICALLY TIME-VARIABLE CIRCUITS IN AN ENVIRONMENT UDF MAOPCs

The paper presents the procedure of optimization of linear periodically time-variable circuits based on the calculation of circuit parametric transfer functions by the frequency symbolic method. The parametric transfer f...

DETAIL ANALYSIS OF THE SURFACE PLASMON RESONANCE PRISM BASED SENSORS ELEMENT

The theoretical research and experimental verification of the surface plasmon resonance prism based sensors element have been carried out. This research includes the simulation of optical characteristics, optimization of...

ENHANCEMENT OF ACTIVE MEDIUM PUMP EFFICIENCY FOR A DISTRIBUTED FEEDBACK WAVEGUIDE LASER

On the basis of dielectric gratings, in which dielectric permittivity can be complex, and the imaginary part can be both positive and negative, waveguide microlasers are developed. The advantage of waveguide microlasers,...

ANALYSIS OF OPTICAL SIGNAL PARAMETERS AT ALL OPTICAL NET WITH WAVELENGTH SWITCHING

This paper is devoted to the analysis of optical signal to noise ratio (OSNR) for all optical networks (AON) with wavelength switching at the cascade switching of optical amplifiers and optical cross connectors, includin...

INTELLECTUAL VERTICAL HANDOVER ALGORITHM IN HETEROGENEOUS MOBILE NETWORK BASED ON CLOUD TECHNOLOGY

In this work has been increased quality of service in mobile systems based on efficient network and radio utilization of resources of heterogeneous network and optimal procedure of intellectual vertical handover based on...

Download PDF file
  • EP ID EP457182
  • DOI -
  • Views 130
  • Downloads 0

How To Cite

Andriy Bondariev, Serhiy Altunin (2016). FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP. Вісник Національного університету "Львівська політехніка", серія "Радіоелектроніка та телекомунікації", 849(2016), 83-90. https://europub.co.uk/articles/-A-457182