FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP

Abstract

This article is devoted to the creation of a firmware implementation of the digital phaselocked loop (DPLL). DPLLs are more perspective than analog PLLs in terms of reliability and technical characteristics. Moreover, DPLLs potentially have better noise immunity than analog ones. Advantage of the firmware implementation of the DPLL is its flexibility in configuration. So, the creation of such implementation gives a possibility to speed up further investigation of DPLL noise immunity. The article describes the block diagram of the DPLL and explains its principle of operation. Furthermore, this article presents mathematical models of all building blocks of the DPLL, including their transfer functions and difference equations. In addition, there are deducted the formulas for digital filter coefficients on the basis of a location of poles and zeros of the DPLL transfer function. The block diagram of hardware part of the DPLL implementation is also presented. It is built on STM microcontroller and a PC (personal computer), which is connected to it in order to collect data during an operation of the DPLL. The algorithm of software part of the DPLL implementation is depicted in this paper as well. In order to prove an ability of work of created firmware implementation the frequency acquisition process of harmonic oscillation is investigated. The paper shows diagrams of DPLL key signals. Experimental results were collected and compared with investigation results of existing simulation model of this DPLL. Their comparison demonstrates full accordance of experimental (firmware) and simulation models of the DPLL.

Authors and Affiliations

Andriy Bondariev, Serhiy Altunin

Keywords

Related Articles

DATA BUFFERING MULTILEVEL MODEL AT THE MULTISERVICE TRAFFIC SERVICE NODE

Given the bursty behavior of cloud applications described above, an easy solution to the incast problem would be to overdesign buffer capacity at each network node. The basic principles of data buffering at the multiserv...

EFFECTIVE CAPACITY EVALUATION MODEL FOR COGNITIVE RADIO NETWORKS USING OFDM

In this paper considered the cognitive radio (CR) networks with the GSM network like primary network cooperation possibility. The cognitive radio system meant radio with a selfmanagement mechanism with different levels o...

IMPROVING THE RESOLUTION OF MULTISPECTRAL IMAGES BY SUBPIXEL PROCESSING METHOD

The methods, their advantages and disadvantages, of fusion a low-resolution multispectral and panchromatic high-resolution image in high-resolution color image are considered. Is proposed a method to provide high-resolut...

METRIC TENSOR DEFINITION MODEL FOR TELECOMMUNICATION NETWORK BASED ON CURVILINEAR COORDINATES SYSTEMS

The tensor representation of telecommunication network parameters for various coordinate systems is described. The number of two-way links between nodes at the virtual level of the network is determined. A multidimension...

NANOSTRUCTURED GAS SENSORS: THE STATE OF THE ART AND PERSPECTIVES FOR RESEARCH

The analysis of the progress in the field of the resistive gas sensors elaboration is carried out. Particularly, the novel nanoarchitectures that allow to essentially increase the sensors operating characteristics are de...

Download PDF file
  • EP ID EP457182
  • DOI -
  • Views 126
  • Downloads 0

How To Cite

Andriy Bondariev, Serhiy Altunin (2016). FIRMWARE IMPLEMENTATION OF DIGITAL PHASE-LOCKED LOOP. Вісник Національного університету "Львівська політехніка", серія "Радіоелектроніка та телекомунікації", 849(2016), 83-90. https://europub.co.uk/articles/-A-457182