FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications

Abstract

In this paper an efficient multiplier-less technique is presented to design and implement a high speed CIC decimator for wireless applications like SDR and GSM. The Cascaded Integrator Comb is a commonly used decimation filter which performs sample rate conversion (SRC) using only additions/subtractions. The implementation is based on efficient utilization of embedded LUTs of the target device to enhance the speed of proposed design. It is an efficient method used to design and implement CIC decimator because the use of embedded LUTs not only increases the speed but also saves the resources on the target device. The fully pipelined CIC decimator is designed with Matlab, simulated with Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST), and implemented on Virtex-II based XC2VP50-6 target FPGA device. The proposed design can operate at an estimated frequency of 276.6 MHz by consuming considerably less resources on target device to provide cost effective solution for SDR based wireless applications.

Authors and Affiliations

Rajesh Mehra , Rashmi Arora

Keywords

Related Articles

A New Application Programming Interface and a Fortran-like Modeling Language for Evaluating Functions and Specifying Optimization Problems at Runtime

 A new application programming interface for evaluating functions and specifying optimization problems at runtime has been developed. The new interface, named FEFAR, uses a simple language named LEFAR. Compared with...

Frequency Domain Analysis for Assessing Fluid Responsiveness by Using Instantaneous Pulse Rate Variability

In the ICU, fluid therapy is conventional strategy for the patient in shock. However, only half of ICU patients have well-responses to fluid therapy, and fluid loading in non-responsive patient delays definitive therapy....

Optimization and Simulation Approach for Empty Containers Handling

Container handling problems at the container terminals are NP-hard problems. In this paper, we propose a new handling operation’s design and simulation of empty containers, taking into account the interrelated activities...

Detection of Infected Leaves and Botanical Diseases using Curvelet Transform

The study of plants is known as botany and for any botanist it is a daily routine work to examine various plants in their research lab. This research efforts an image processing-based algorithm for extracting the region...

Multiple Trips Pattern Mining

In recent years, photograph sharing is one of the most mainstream web service, for example, Flickr, trip advisor and numerous other web services. The photograph sharing web services give capacities to include Geo coordin...

Download PDF file
  • EP ID EP108203
  • DOI -
  • Views 82
  • Downloads 0

How To Cite

Rajesh Mehra, Rashmi Arora (2011). FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications. International Journal of Advanced Computer Science & Applications, 2(5), 59-62. https://europub.co.uk/articles/-A-108203