FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications

Abstract

In this paper an efficient multiplier-less technique is presented to design and implement a high speed CIC decimator for wireless applications like SDR and GSM. The Cascaded Integrator Comb is a commonly used decimation filter which performs sample rate conversion (SRC) using only additions/subtractions. The implementation is based on efficient utilization of embedded LUTs of the target device to enhance the speed of proposed design. It is an efficient method used to design and implement CIC decimator because the use of embedded LUTs not only increases the speed but also saves the resources on the target device. The fully pipelined CIC decimator is designed with Matlab, simulated with Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST), and implemented on Virtex-II based XC2VP50-6 target FPGA device. The proposed design can operate at an estimated frequency of 276.6 MHz by consuming considerably less resources on target device to provide cost effective solution for SDR based wireless applications.

Authors and Affiliations

Rajesh Mehra , Rashmi Arora

Keywords

Related Articles

Feature Extraction and Classification Methods for a Motor Task Brain Computer Interface: A Comparative Evaluation for Two Databases

A comparative evaluation is performed on two databases using three feature extraction techniques and five classification methods for a motor imagery paradigm based on Mu rhythm. In order to extract the features from elec...

Microcontroller-based Vessel Passenger Tracker using GSM System: An Aid for Search and Rescue Operations

The Maritime Transport industry in the Philippines has been growing through the years and has been a catalyst in the industrial development of the country. Although the maritime transport sector is one of the largest ind...

[u][/u]The Japanese Smart Grid Initiatives, Investments, and Collaborations

A smart grid delivers power around the country and has an intelligent monitoring system, which not only keeps track of all the energy coming in from diverse sources but also can detect where energy is needed through a tw...

An integrated modular approach for Visual Analytic Systems in Electronic Health Records

Latest visual analytic tools help physicians to visualize temporal data in regards to medical health records. Existing systems lack vast support in the generalized collaboration, a single user-centered and task based des...

Medicloud: Hybrid Cloud Computing Framework to Optimize E-Health Activities

Cloud computing is emerging technology and its usage in health sector is marvelous. It enhances the patient treatment process and allows the physicians to get remotely access to patient medical record anywhere and anytim...

Download PDF file
  • EP ID EP108203
  • DOI -
  • Views 95
  • Downloads 0

How To Cite

Rajesh Mehra, Rashmi Arora (2011). FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications. International Journal of Advanced Computer Science & Applications, 2(5), 59-62. https://europub.co.uk/articles/-A-108203