FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications

Abstract

In this paper an efficient multiplier-less technique is presented to design and implement a high speed CIC decimator for wireless applications like SDR and GSM. The Cascaded Integrator Comb is a commonly used decimation filter which performs sample rate conversion (SRC) using only additions/subtractions. The implementation is based on efficient utilization of embedded LUTs of the target device to enhance the speed of proposed design. It is an efficient method used to design and implement CIC decimator because the use of embedded LUTs not only increases the speed but also saves the resources on the target device. The fully pipelined CIC decimator is designed with Matlab, simulated with Xilinx AccelDSP, synthesized with Xilinx Synthesis Tool (XST), and implemented on Virtex-II based XC2VP50-6 target FPGA device. The proposed design can operate at an estimated frequency of 276.6 MHz by consuming considerably less resources on target device to provide cost effective solution for SDR based wireless applications.

Authors and Affiliations

Rajesh Mehra , Rashmi Arora

Keywords

Related Articles

A Novel Intelligent Cluster-Head (ICH) to Mitigate the Handover Problem of Clustering in VANETs

The huge development in the number of Vehicle factories have resulted in many people having lost their life due to accident, which has made vehicular Ad-hoc networks (VANETs) hot topic to enable improved communication be...

Forks impacts and motivations in free and open source projects 

 Forking is a mechanism of splitting in a community and is typically found in the free and open source software field. As a failure of cooperation in a context of open innovation, forking is a practical and informat...

Impact of Anaphora Resolution on Opinion Target Identification

Opinion mining is an interesting area of research because of its wide applications in the decision-making process. Opinion mining aims to extract user’s perception from the text and to create a fast and accurate summary...

Adaptive Simulated Evolution based Approach for Cluster Optimization in Wireless Sensor Networks

Energy consumption minimization is crucial for the constrained sensors in wireless sensor networks (WSNs). Partitioning WSNs into optimal set of clusters is a promising technique utilized to minimize energy consumption a...

A Fuzzy Similarity Based Concept Mining Model for Text Classification

Text Classification is a challenging and a red hot field in the current scenario and has great importance in text categorization applications. A lot of research work has been done in this field but there is a need to cat...

Download PDF file
  • EP ID EP108203
  • DOI -
  • Views 83
  • Downloads 0

How To Cite

Rajesh Mehra, Rashmi Arora (2011). FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications. International Journal of Advanced Computer Science & Applications, 2(5), 59-62. https://europub.co.uk/articles/-A-108203