FPGA Based Power Efficient Chanalizer For Software Defined Radio

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 2

Abstract

Multiple communication channel support in RF transmission, such as that in a Software Defined Radio (SDR) warrants the use of channelizers to extract required channels from the received RFfrequency band and to perform follow-on baseband processing. This paper describes the process of channelization as it applies to low power and high-efficiency applications in wireless and Satellite Communications (SATCOM) domains. Smaller bandwidths and changing requirements of bandwidth calls for a programmable channel selection mechanism whereby channels and the resulting bandwidth can be selected based on target application, which is the primary principle in the Software Defined Radio based systems.

Authors and Affiliations

Ms. Anuradha S. Deshmukh

Keywords

Related Articles

 Impact of Medical Mal-Practice in India

 Abstract: The patients who joined in Hospitals or approaches medical professionals for treatment are faced with many problems and the said problems are identified as many as 25 in numbers as mentioned at page 3 of...

 Mathematical Modelling of an 3 Phase Induction Motor Using MATLAB/Simulink

 Mechanical energy is needed in the daily life use as well as in the industry. Induction motors play a very important role in both worlds, because of low cost, reliable operation, robust operation and low mainte...

A New Method Based On the Comparison of the Unique Chain Code to Detect Isomorphism among Kinematic Chains

This paper presents a new method for the detection of isomorphism in kinematic chains which plays an important role in structural synthesis of kinematic chains. The proposed method uses a new invariant i.e. a unique chai...

 Implementation of Six Sigma Using DMAIC Methodology in Small Scale Industries for Performance Improvement

 The fast changing economic conditions such as global completion, declining profit margin, customer demand for high quality product, product variety and reduced lead time etc had a major impact on manufacturing...

 A Novel Approach of Harmonic Reduction with Transformer Connected 3-Phase Multilevel Inverter

 This paper proposes a multilevel inverter arrangement employing a series connected transformer to suppress 5th,7th,11th &13th order harmonics(generated by non-linear loads).In the proposed scheme sinusoidal pwm...

Download PDF file
  • EP ID EP88185
  • DOI -
  • Views 88
  • Downloads 0

How To Cite

Ms. Anuradha S. Deshmukh (2014). FPGA Based Power Efficient Chanalizer For Software Defined Radio. International Journal of Modern Engineering Research (IJMER), 4(2), 59-64. https://europub.co.uk/articles/-A-88185