FPGA Design of Pipelined 32-bit Floating Point Multiplier
Journal Title: International Journal of Computational Engineering and Management IJCEM - Year 2013, Vol 16, Issue 5
Abstract
An architecture for a fast 32-bit floating point multiplier compliant with the single precision IEEE 754-2008 standard has been proposed in this paper. Verilog is used to implement a technology-independent pipelined design. Floating Point Multiplier is synthesized and targeted for Xilinx Spartan-3E FPGA.
Authors and Affiliations
Shaifal, Sakshi
Keywords
Related Articles
- EP ID EP125724
- DOI -
- Views 100
- Downloads 0
Rural Women Entrepreneurship in India
Rural woman constitutes the family, which leads to society and Nation. Social and economic development of women is necessary for overall economic development of any society or a country. Entrepreneurship is the state of...
An Power Efficient RNS Backward Converter for Novel Moduli Set { }
In this paper we propose new 3-moduli set for a large dynamic range of 6n-bits.Adder based RNS backward converter for this 3- moduli set is proposed based on New Chinese Remainder Theorem-I to achieve high performance....
Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques
The factors which affect the need of low power design is the rising of leakage current, scaling of technologies and large power dissipation in high performance computing systems. Due to aggressive scaling of devices, lea...
Model Base On Human Resource System Using Classification Technique
In higher education such as university, academic is becoming major asset. The performance of academic has become a yardstick of university performance. Therefore it's important to know the talent of academicians in their...
Digital Marketing in Indian Context
Digital marketing is rising in India with fast pace. Many Indian companies are using digital marketing for competitive advantage. Success of marketing campaign cannot be solely achieved by digital marketing only. Rather...