FPGA Design of Pipelined 32-bit Floating Point Multiplier

Abstract

An architecture for a fast 32-bit floating point multiplier compliant with the single precision IEEE 754-2008 standard has been proposed in this paper. Verilog is used to implement a technology-independent pipelined design. Floating Point Multiplier is synthesized and targeted for Xilinx Spartan-3E FPGA.

Authors and Affiliations

Shaifal, Sakshi

Keywords

Related Articles

Comparative analysis of mid-point based and proposed mean based K-Means Clustering Algorithm for Data Mining

In the original k-means algorithm the initial centroids are taken just randomly out of the input data set. But this random selection of initial centroids leads the computation of the algorithm into local optima. Each tim...

Generalized Representation of the Planer Kinematic Chains having Different Types of Kinematic Pairs

Development of the method for generalizing the planer kinematic chains having same number of links but different kinematic pairs. By using link-link form of the incidence matrix or [JJM] Matrix. and elements of the matri...

Role of Contextual Factors in using eLearning Systems for Higher Education in Developing Countries

The same basic computing facilities are available in most of the Asian countries like Pakistan; however it is never possible to attain the same outputs from digital systems working either in public or private sector. Thi...

Analysis of Critical Strategic Factors for Successful Implementation of Poverty Alleviation Programmes in Nigeria

Poverty as a subject matter has been attracting increasing attention in the academic literature in recent years, and researchers from a variety of disciplines such as sociology, psychology, business, management, as well...

Improved SAH-DB Algorithm for Task Scheduling in Cloud Computing

The cloud computing is the development of distributed computing, parallel computing and grid computing, or defined as the commercial implementation of these computer science concepts. Task scheduling plays a key role in...

Download PDF file
  • EP ID EP125724
  • DOI -
  • Views 114
  • Downloads 0

How To Cite

Shaifal, Sakshi (2013). FPGA Design of Pipelined 32-bit Floating Point Multiplier. International Journal of Computational Engineering and Management IJCEM, 16(5), 12-16. https://europub.co.uk/articles/-A-125724