FPGA Implementation of 64-bit fast multiplier using barrel shifter

Abstract

In this paper we have described the implementation of a 64-bit Vedic multiplier which is enhanced in terms of propagation delay when it is compared with conventional multiplier like modified booth multiplier, Wallace tree multiplier, Braun multiplier, array multiplier. We use various Vedic multiplication techniques for arithmetic operation .It has been found that the most efficient of all the sutra is Urdhva-triyagbhyam, which gives minimum delay for multiplication of all types of numbers, either small or large numbers. For ‘n’ number of shifts only one clock cycle is required in our design, using 64-bit barrel shifter. The design is implemented and verified using ISE simulator and FPGA. Synthesis report and static timing report are used for the comparison of propagation delay. The design uses barrel shifter in base selection module and multiplier which achieves propagation delay of 6.781ns.

Authors and Affiliations

Sweta Khatri, Ghanshyam Jangid

Keywords

Related Articles

A Multi-Level Full Bridge DC-DC Converter with ZVZCS PWM Control Scheme

In all the PWM DC to DC and DC to AC converter topologies, the controllable switches are operated in switch mode where they are required to turn ON and OFF the entire load current during each switching. Here the switche...

Analysis of Water Transmission Behaviour in Sandy Loam Soil under Different Tillage Operations of Mould Board Plough applying /Using Different Infiltration Models

The present research work was performed to investigate the effect of tillage intensity to the water transmission behavior for sandy loam soil in terms of infiltration rates and cumulative infiltration and its validation...

“AUTOBOOK” The Messaging Machines (Using GSM and Arduino)

In a world that is advancing towards technological development in every second, ‘time’ has become very expensive. Incorporating automation in an existing complaint registering mechanism through networking is our main id...

Home Automation Using IoT with Raspberry Pi

This paper presents a Smart Home system based empowered by networking technology, single board computer Raspberry Pi and Android Powered Devices. The proposed Smart Home system is restricted do image transmission for ho...

Application of Non-Singular Matrices in Encryption and Decryption text of Cryptography

Cryptography, the science of encrypting messages in secret codes, has played an important role in securing information since past times. The basic idea of cryptography is that information can be encoded using an encrypt...

Download PDF file
  • EP ID EP18478
  • DOI -
  • Views 274
  • Downloads 11

How To Cite

Sweta Khatri, Ghanshyam Jangid (2014). FPGA Implementation of 64-bit fast multiplier using barrel shifter. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(7), -. https://europub.co.uk/articles/-A-18478