FPGA Implementation Of Content Addressable Memory
Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0
Abstract
To reduce the power dissipation in circuits, the reversible logic design is implemented. Reversible logic design is one of the main low power techniques. In the proposed design the address decoder is designed using basic reversible logic gates Fredkin gate and Peres gate.The encoder is designed using Fredkin and Feynman gate. In the use of Peres gate in proposed design reduce the quantum cost and power dissipation of the decoder. The Content Addressable memory architecture will be realized using FPGA
Authors and Affiliations
S. Gokila, R. Mythili, S. Chandra kala
Keywords
Related Articles
- EP ID EP303038
- DOI -
- Views 92
- Downloads 0
Effect of Limestone Aggregate on High Strength Concrete in Both Fresh and Hardened States
Limestone is mainly constituent of chemical compound calcium carbonate (CaCo3). It is basically called sedimentary rock substance. As per researchers it forms 10% of total volume of Sedimentary rock. The extrusion & Impl...
Stabilization of Soil using Chemical Additives
Searching for the best soil stabilizers to overcome the problem occurs by the clayey soils and sandy soils are still being the main concern, not only to achieve the required soil engineering properties but also by consid...
DE and PSO optimized PID Controller for Automatic Generation Control of Multi-Source power system
There are several methods are available for Load Frequency Control in interconnected power system. This paper proposes an optimized PID controller by DE tuning for AGC of two area power system. The gain parameters of the...
Image Compression using DPCM
The Differential pulse code modulation (DPCM) [1, 2] may be used to remove the unused bit in the image for image compression. In this paper we compare the compressed image for 1 and 3 bit/pixel using DPCM and also compar...
Assessment of Facilities for Vulnerable Road Users at Selected Road Intersection of Rajkot City
Pedestrians, bicyclist and two wheelers are the vulnerable road users. The potential for problem reduction was specified for three target groups of vulnerable road users: pedestrians, cyclists, two-wheelers (i.e. motorcy...