FPGA Implementation Of Content Addressable Memory

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

To reduce the power dissipation in circuits, the reversible logic design is implemented. Reversible logic design is one of the main low power techniques. In the proposed design the address decoder is designed using basic reversible logic gates Fredkin gate and Peres gate.The encoder is designed using Fredkin and Feynman gate. In the use of Peres gate in proposed design reduce the quantum cost and power dissipation of the decoder. The Content Addressable memory architecture will be realized using FPGA

Authors and Affiliations

S. Gokila, R. Mythili, S. Chandra kala

Keywords

Related Articles

Evaluation of Sediment Transport Function Using Different Fall Velocity Equations

Study of sediment transport in river morphological problems requires proper relation to be established for the estimation of the terminal velocity, also known as fall velocity of particles. A large number of formulas hav...

Survey on Feature Extraction using Neural Networks to Classify Remote Sensing Images

Remote Sensing (RS) image classification is one of the key research areas in the image processing field. The main important part of this classification is the efficient extraction of features from the RS image. The featu...

Simulation of Photovoltaic Burp Charge System on Energy Saving by Smart Charge Management

To accomplish beat charge utilizing direct photovoltaic (PV) vitality, it is important to keep the vitality supply from PV module constant and ideal, particularly to keep vitality supply from hindering amid the beat brea...

Internal Model based Cascade Controller implementation for a jacketed CSTR process

The continuous stirred tank reactor process (CSTR) process is uncertain and nonlinear in nature. It possess many challenging characteristics like multivariable interactions, unmeasured state variables, and time varying p...

Fuzzy Logic Based Electricity Theft Identification in Distribution Systems

Electricity consumer dishonesty is a major problem faced by all power utilities. Finding proficient measurements for detecting duplicitous electricity consumption has been a dynamic research area in recent years. This pa...

Download PDF file
  • EP ID EP303038
  • DOI -
  • Views 95
  • Downloads 0

How To Cite

S. Gokila, R. Mythili, S. Chandra kala (2016). FPGA Implementation Of Content Addressable Memory. GRD Journal for Engineering, 1(0), 306-311. https://europub.co.uk/articles/-A-303038