FPGA Implementation of High Throughput Lossless Canonical Huffman Machine Decoder

Abstract

Because there are more data bits and memory operations in modern digital networks, data transport and reception are more complicated, resulting in more data loss and lower throughputs. As a result, the suggested work of this study uses the Canonical Huffman compression approach to deliver lossless data compression with minimal memory architecture. The Huffman machine will present a memory-efficient design that is lossless and supports multi-bit data compression [1]. Here, utilizing variable length and the Canonical Huffman encoding method, this methodology will show input as 640 data bits, compressed output as 90 data bits, and de-compressor 90 data bits to 640 data bits using the Canonical Huffman decoding method. Finally, this work will be synthesized on a Vertex FPGA and presented in Verilog HDL, with results for area, delay, and power.

Authors and Affiliations

P. Uday Kumar, K. Vineela, J. venkatavamsi, N. Rajesh, R. V. Lokesh kumar, and P. Hyndavi

Keywords

Related Articles

Educational Data Mining and Data Warehouse Design Using Business Intelligence

Business intelligence (BI) is basically a collection of programs, utilities and apps that allows you to analyze large quantities of data (Big Data). Every year, educational institutions deal with enormous amounts of Big...

Advancements in AI for Oncology: Developing an Enhanced YOLOv5-based Cancer Cell Detection System

As artificial intelligence (AI) theory becomes more sophisticated and its utilization spreads across daily life, education, and professional settings, the adoption of AI for medical diagnostic and service purposes stands...

How Do Project Managers Evaluate and Plan for R& D Project

Various types of projects, including software development research project, product development, construction, engineering, plant maintenance and others can apply this critical path method (method of scheduling).In order...

Application of Artificial Intelligence in Educational Contexts for Teaching and Learning

Innovative educational technology have transformed teaching and learning techniques. Higher education has recently begun to incorporate new technology as artificial intelligence advances. The purpose of this conceptual r...

An Improved Dynamic Round Robin CPU Scheduling Algorithm Using SJF Technique

CPU Scheduling is one of the fundamental concepts of operating system. There exists a number of CPU scheduling algorithms like first come f irst serve, shortest job first scheduling, round robin scheduling, priority sche...

Download PDF file
  • EP ID EP745068
  • DOI 10.55524/ijircst.2023.11.4.14
  • Views 60
  • Downloads 0

How To Cite

P. Uday Kumar, K. Vineela, J. venkatavamsi, N. Rajesh, R. V. Lokesh kumar, and P. Hyndavi (2023). FPGA Implementation of High Throughput Lossless Canonical Huffman Machine Decoder. International Journal of Innovative Research in Computer Science and Technology, 11(4), -. https://europub.co.uk/articles/-A-745068