FPGA Implementation of Viterbi Decoder for Satellite System

Abstract

Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. This paper presents a short overview of a Viterbi decoder FPGA (Field-Programmable Gate Array) implementation for Thuraya wireless communication sys-tem in Verilog HDL (Hardware Description Language). The main goal of this project was re-source-optimized implementation of the decoder on the target platform. In this project, Viterbi Decoder is implemented on Altera Cyclone III FPGA. The transmitter is of constraint length 5 and of rate 1/4. The Viterbi decoder can operate at a frequency of 90 MHz.

Authors and Affiliations

M. Pavlenko, V. Bychkov

Keywords

Related Articles

Оptical active area light-diodes parameters under influence of radiating radiation

The ratio determining change of the carrier life time in semi-conductor materials under influence of radiation are received

Models of optimum radio-systems on the vector combinatorial configurations

Method for construction of optimum radio systems, based on a new conceptual model of the systems - Ideal Ring Vector structures (clusters of the IRV) is proposed. IRV clusters are cyclic ordered sequences of t- integer s...

Simulation of the oscillation frequency of the oscillator depending on the combination frequencies of the characteristics of its elements

The dependence  of the oscillation frequency of the generator at the combination frequencies  of the characteristics of the intermediate frequency filter for given characteristics of other elements of the model that meet...

Matched filtering of required signal from package deterministic signals with different forms

A research of efficiency of signal filtering method, built on modify algorithm of Karunen-Loev was carried out. High selectivity of this method is illustrated.

The Method of Bandwidth Extension of SiGe BiCMOS Microwave Variable-Gain Amplifier Integrated Circuit

The article proposes a method of bandwidth extension of the analog integrated circuit of the variable-gain amplifier (VGA) based on SiGe BiCMOS technology with the rules of 0.18 µm. The designed VGA has a linear (in dB)...

Download PDF file
  • EP ID EP309182
  • DOI 10.20535/RADAP.2012.49.71-76
  • Views 83
  • Downloads 0

How To Cite

M. Pavlenko, V. Bychkov (2012). FPGA Implementation of Viterbi Decoder for Satellite System. Вісник НТУУ КПІ. Серія Радіотехніка, Радіоапаратобудування, 0(49), 71-76. https://europub.co.uk/articles/-A-309182