FPGA SYNTHESIS AND VALIDATION OF PARALLEL PREFIX ADDERS

Journal Title: Acta Electronica Malaysia (AEM) - Year 2019, Vol 3, Issue 2

Abstract

The main objective of this paper is to attain the best achievable time delay reduction with better performance (i.e. frequency) running on FPGA platforms and prove their applicability in high performance reconfigurable computing in addition to evaluate the FPGA design area and thermal power dispassion. The paper presents description on the implementation of five fast radix-2 parallel prefix adders, namely: Ladner-Fischer Adder (LFA), Brent-Kung Adder (BKA), Kogge-Stone Adder (KSA), Hans-Carlson Adder (HCA), and Sklansky Adder (SkA), with variable data path sizes ranging from 8 bits to 64 bits. The PPA topologies were implemented using VHDL description language and synthesized using Altera Cyclone IV E (EP4CE115 F29C7) FPGA chip device. Intensive tests and verifications were conducted and analyzed validate and evaluate the design cost factors: total path delay time, maximum frequency, design area and the total FPGA thermal power dissipations of the FPGA design as well as the hardware utilization. The results on the code synthesizing demonstrated that the proposed FPGA implementation of KSA has recorded the best values of critical path delay with 4.504 ns for 64 bits while BKA recorded the least design area results with 223 logic elements for the same bit length. In terms of power dissipation, KSA and SkA adders have recorded the best outcomes since they consume the minimum total thermal power dissipation among all other PPAs and for all bit lengths. Thus, the performance of the proposed PPA adders was benchmarked against other state-of-the-art designs which results reflected its superiority in terms of throughput of two or more multiple times as compared to others.

Authors and Affiliations

Qasem Abu Al-Haija, Mohamad Musab Asad, Ibrahim Marouf, Ahmad Bakhuraibah, Hesham Enshasy

Keywords

Related Articles

EFFECT OF CORONA ON THE WAVE PROPAGATION ALONG OVERHEAD TRANSMISSION LINES

By means of a previously used and developed model, which contains non-linear shunt conductance in parallel with non-linear shunt capacitance, the effects of corona on travailing waves along h. v. transmission line are pr...

AN IMAGE-BASED CAPTCHA SYSTEM USING CLICK

CAPTCHA stand for “Completely Automated Public Turing test to tell Computers and Humans Apart”. It is a technique of testing where only human can solve it and computer-generated system (bots) could not get through it. In...

INFORMATION TECHNOLOGY CLUB MANAGEMENT SYSTEM

This Information Technology Club Management System is built to assist the IT staff of the Information Technology team to manage the club systematically and more effectively. The objective of this system is to develop and...

THE DESIGN OF WIRELESS RESPONDER SYSTEM BASED ON RADIO FREQUENCY TECHNOLOGY

Wireless responder system is more and more widely used in various fields, especially in voting systems. In this paper, STC89C51 microcontroller is used as the CPU for overall control in the design of the wireless respond...

A SCHEMATIC DESIGN OF HHO CELL AS GREEN ENERGY STORAGE

The continuous growth of population and energy-based industries have rapidly increased the demand on electricity and raised up the need for harmless and clean methods of electric energy generation and storage capacity. T...

Download PDF file
  • EP ID EP618130
  • DOI 10.26480/aem.02.2019.29.34
  • Views 92
  • Downloads 0

How To Cite

Qasem Abu Al-Haija, Mohamad Musab Asad, Ibrahim Marouf, Ahmad Bakhuraibah, Hesham Enshasy (2019). FPGA SYNTHESIS AND VALIDATION OF PARALLEL PREFIX ADDERS. Acta Electronica Malaysia (AEM), 3(2), 31-36. https://europub.co.uk/articles/-A-618130