FPGA SYNTHESIS AND VALIDATION OF PARALLEL PREFIX ADDERS

Journal Title: Acta Electronica Malaysia (AEM) - Year 2019, Vol 3, Issue 2

Abstract

The main objective of this paper is to attain the best achievable time delay reduction with better performance (i.e. frequency) running on FPGA platforms and prove their applicability in high performance reconfigurable computing in addition to evaluate the FPGA design area and thermal power dispassion. The paper presents description on the implementation of five fast radix-2 parallel prefix adders, namely: Ladner-Fischer Adder (LFA), Brent-Kung Adder (BKA), Kogge-Stone Adder (KSA), Hans-Carlson Adder (HCA), and Sklansky Adder (SkA), with variable data path sizes ranging from 8 bits to 64 bits. The PPA topologies were implemented using VHDL description language and synthesized using Altera Cyclone IV E (EP4CE115 F29C7) FPGA chip device. Intensive tests and verifications were conducted and analyzed validate and evaluate the design cost factors: total path delay time, maximum frequency, design area and the total FPGA thermal power dissipations of the FPGA design as well as the hardware utilization. The results on the code synthesizing demonstrated that the proposed FPGA implementation of KSA has recorded the best values of critical path delay with 4.504 ns for 64 bits while BKA recorded the least design area results with 223 logic elements for the same bit length. In terms of power dissipation, KSA and SkA adders have recorded the best outcomes since they consume the minimum total thermal power dissipation among all other PPAs and for all bit lengths. Thus, the performance of the proposed PPA adders was benchmarked against other state-of-the-art designs which results reflected its superiority in terms of throughput of two or more multiple times as compared to others.

Authors and Affiliations

Qasem Abu Al-Haija, Mohamad Musab Asad, Ibrahim Marouf, Ahmad Bakhuraibah, Hesham Enshasy

Keywords

Related Articles

ONLINE REUSABLE GOODS MANAGEMENT SYSTEM (ORGMS)

If we do not know how to manage the unwanted items, it is quite a big problem. In Malaysia, we have produced about thousands of tonnes of waste everyday (Md. Abdul Jalil, 2010). The best solution for this problem is recy...

RESEARCH ON SUPPLY CHAIN MANAGEMENT STRATEGY OF LONGTANG ELECTRIC ENGINEERING CO. LTD.

With the rapid development of the economy, enterprises are no longer just to reduce production costs, improve product quality and expand sales, but to integrate the supply chain into the development system of the enterpr...

Design of Upright Intelligent Vehicle Based on Camera

Design of mechanical and control system of walking uprighttype intelligent vehicle. The system uses MK60 as the main controller, with the gyro sensor and acceleration sensor together, using complementary filter methods t...

FUZZY LOGIC BASED DYNAMIC BRAKING SCHEME FOR STABILIZATION OF INTER-AREA

Power system oscillations have been long recognized as a problem of great interest in the electric power industry. The main objective of this work focuses on stabilization of inter-area power oscillations motivated by th...

MEDICAL APPOINTMENT APPLICATION

The current standard operating procedure in healthcare environment for patient registration and appointment scheduling are time consuming and somehow troublesome. Medical Appointment Application is a web-based mobile app...

Download PDF file
  • EP ID EP618130
  • DOI 10.26480/aem.02.2019.29.34
  • Views 89
  • Downloads 0

How To Cite

Qasem Abu Al-Haija, Mohamad Musab Asad, Ibrahim Marouf, Ahmad Bakhuraibah, Hesham Enshasy (2019). FPGA SYNTHESIS AND VALIDATION OF PARALLEL PREFIX ADDERS. Acta Electronica Malaysia (AEM), 3(2), 31-36. https://europub.co.uk/articles/-A-618130