Frequency Stability Analysis of 9-stage Ring Oscillator in CMOS 45nm Technology using Cadence Tool

Abstract

This proposed paper focuses on design and analysis of a nine stage Ring Oscillator in terms of frequency stability. For a ring oscillator, accuracy is very important. A 9-stage ring oscillator is designed and simulated using 45nm CMOS process technology. The input control voltage is varied from 0.5V to 1V to examine the frequency stability and power consumption of the circuit. The measured output frequency is 2.384 GHz and output power of 0.223µW. Index Terms: CMOS, Oscillator, frequency stability, Cadence Tool

Authors and Affiliations

N Sandeep, P Sramika Reddy

Keywords

.

Related Articles

Power Quality Analysis of Harmonics in3.5kVA Single Phase Generator using Electronic Filter in Matlab/Simulink Environment.

The aim of this workis to investigate the harmonic content of nonlinear loads connected to 3.5kVA power supply source and to mitigate the effects using electronic filter (double tuned low pass active shunt filter).The pr...

Assessment of Reutilization of Various Categorical Waste from Construction Site

Construction and demolition waste is one of the important category of solid waste. Many recreational and building projects contribute towards generation of ample quantity of waste produced on these respective sites. Reut...

Implementation of shunt active power filter with comparative study of SPWM and SVPWM technique for reduction of THD

This paper presents a comparative study of two different PWM techniques, i.e. the sinusoidal pulse width modulation (SPWM) technique, and the space vector pulse width modulation (SVPWM) technique for three phase H bridge...

Overall Analysis of Groundwater Samples for Drinking Quality in Eight Districts of the Malwa Region of Punjab

This paper presents the groundwater quality of Malwa region of Punjab. 240 Villages from the eight districts were selected for the study and compared. The parameters studied were PH, total alkalinity, total hardness, tur...

Low Power And High Speed Sample And Hold For Adc Applications

This Paper describes the improved design of low voltage sample and hold amplifier for analog to digital converter applications. The proposed design uses double sampling technique to increase the sampling rate, reliable b...

Download PDF file
  • EP ID EP392843
  • DOI 10.9790/9622-0711040710.
  • Views 68
  • Downloads 0

How To Cite

N Sandeep, P Sramika Reddy (2017). Frequency Stability Analysis of 9-stage Ring Oscillator in CMOS 45nm Technology using Cadence Tool. International Journal of engineering Research and Applications, 7(11), 7-10. https://europub.co.uk/articles/-A-392843