FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation

Abstract

The present paper proposes a FPGA based hardware implementations for microarray image processing algorithms in order eliminate the shortcomings of the existing software platforms: user intervention, increased computation time and cost. The proposed image processing algorithms exclude user intervention from processing. An application-specific architecture is designed aiming microarray image processing algorithms parallelization in order to speed up computation. Hardware architectures for logarithm based image enhancement, profile computation and image segmentation are described. The methodology to integrate the hardware architecture within a microprocessor system is detailed. The Fast Simplex Link (FSL) bus is used to connect the hardware architecture as speed up co-processor of the microarray image processing system. Timing considerations were presented considering the levels of parallelism that can be achieved by using our proposed hardware architectures. The FPGA technology was chosen for implementation, due to its parallel computation capabilities and ease of reconfiguration.

Authors and Affiliations

Bogdan Bot, Simina Emerich, Sorin Martoiu

Keywords

Related Articles

Web Service Architecture for a Meta Search Engine 

With the rapid advancements in Information Technology, Information Retrieval on Internet is gaining its importance day by day. Nowadays there are millions of Websites and billions of homepages available on the Internet....

Mining Opinion in Online Messages

The number of messages that can be mined from online entries increases as the number of online application users increases. In Malaysia, online messages are written in mixed languages known as ‘Bahasa Rojak’. Therefore,...

A Study of Scala Repositories on Github

Functional programming appears to be enjoying a renaissance of interest for developing practical, “real-world” applications. Proponents have long maintained that the functional style is a better way to modularize program...

A New Method for Text Hiding in the Image by Using LSB

An important topic in the exchange of confidential messages over the internet is the security of information conveyance. For instance, the producers and consumers of digital products are keen to know that their products...

Fault Tolerant System for Sparse Traffic Grooming in Optical WDM Mesh Networks Using Combiner Queue

Queuing theory is an important concept in current internet technology. As the requirement of bandwidth goes on increasing it is necessary to use optical communication for transfer of data. Optical communication at backbo...

Download PDF file
  • EP ID EP117012
  • DOI 10.14569/IJACSA.2015.060704
  • Views 98
  • Downloads 0

How To Cite

Bogdan Bot, Simina Emerich, Sorin Martoiu (2015). FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation. International Journal of Advanced Computer Science & Applications, 6(7), 20-27. https://europub.co.uk/articles/-A-117012