FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation

Abstract

The present paper proposes a FPGA based hardware implementations for microarray image processing algorithms in order eliminate the shortcomings of the existing software platforms: user intervention, increased computation time and cost. The proposed image processing algorithms exclude user intervention from processing. An application-specific architecture is designed aiming microarray image processing algorithms parallelization in order to speed up computation. Hardware architectures for logarithm based image enhancement, profile computation and image segmentation are described. The methodology to integrate the hardware architecture within a microprocessor system is detailed. The Fast Simplex Link (FSL) bus is used to connect the hardware architecture as speed up co-processor of the microarray image processing system. Timing considerations were presented considering the levels of parallelism that can be achieved by using our proposed hardware architectures. The FPGA technology was chosen for implementation, due to its parallel computation capabilities and ease of reconfiguration.

Authors and Affiliations

Bogdan Bot, Simina Emerich, Sorin Martoiu

Keywords

Related Articles

Grid Connected PV Plant based on Smart Grid Control and Monitoring

Today, smart grid is considered as an attractive technology for monitoring and management of grid connected renewable energy plants due to its flexibility, network architecture and communication between providers and con...

 Creating a Complete Model of an Intrusion Detection System effective on the LAN

 the Intrusion Detection Systems (IDS) are now an essential component in the structure of network security. The logs of connections and network activity, with a large amount of information, can be used to detect int...

A New Internal Model Control Method for MIMO Over-Actuated Systems

A new design method internal model control is proposed for multivariable over-actuated processes that are often encountered in complicated industrial processes. Due to the matrix that is adopted to describe over-actuated...

Spectral Efficiency of Massive MIMO Communication Systems with Zero Forcing and Maximum Ratio Beamforming

The massive multiple-input-multiple-output (MIMO) is a key enabling technology for the 5G cellular communication systems. In massive MIMO (M-MIMO) systems few hundred numbers of antennas are deployed at each base station...

Features and Potential Security Challenges for IoT Enabled Devices in Smart City Environment

Introduction of Internet of Things in our lives have brought drastic changes in the social norms, working habits, ways of completing tasks and planning for future. Data about our interactions with everyday objects can be...

Download PDF file
  • EP ID EP117012
  • DOI 10.14569/IJACSA.2015.060704
  • Views 87
  • Downloads 0

How To Cite

Bogdan Bot, Simina Emerich, Sorin Martoiu (2015). FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation. International Journal of Advanced Computer Science & Applications, 6(7), 20-27. https://europub.co.uk/articles/-A-117012