FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2015, Vol 6, Issue 7
Abstract
The present paper proposes a FPGA based hardware implementations for microarray image processing algorithms in order eliminate the shortcomings of the existing software platforms: user intervention, increased computation time and cost. The proposed image processing algorithms exclude user intervention from processing. An application-specific architecture is designed aiming microarray image processing algorithms parallelization in order to speed up computation. Hardware architectures for logarithm based image enhancement, profile computation and image segmentation are described. The methodology to integrate the hardware architecture within a microprocessor system is detailed. The Fast Simplex Link (FSL) bus is used to connect the hardware architecture as speed up co-processor of the microarray image processing system. Timing considerations were presented considering the levels of parallelism that can be achieved by using our proposed hardware architectures. The FPGA technology was chosen for implementation, due to its parallel computation capabilities and ease of reconfiguration.
Authors and Affiliations
Bogdan Bot, Simina Emerich, Sorin Martoiu
Keywords
Related Articles
- EP ID EP117012
- DOI 10.14569/IJACSA.2015.060704
- Views 84
- Downloads 0
Enhancing the Secured Software Framework using Vulnerability Patterns and Flow Diagrams
This article describes the process of simplifying the software security classification. The inputs of this process include a reference model from previous researcher and existing Common Vulnerabilities and Exposure (CVE)...
Sustainable Green SLA (GSLA) Validation using Bayesian Network Model
Currently, most of the IT (Information Technology) and ICT (Information and Communication Technology) industries/companies provides their various services/product at a different level of customers/users through newly dev...
Network Packet Classification using Neural Network based on Training Function and Hidden Layer Neuron Number Variation
Distributed denial of service (DDoS) is a structured network attack coming from various sources and fused to form a large packet stream. DDoS packet stream pattern behaves as normal packet stream pattern and very difficu...
The Development Process of the Semantic Web and Web Ontology
This paper deals with the semantic web and web ontology. The existing ontology development processes are not catered towards casual web ontology development, a notion analogous to standard web page development. Ontologie...
Performance Evaluation of a Smart Remote Patient Monitoring System based Heterogeneous WSN
This paper investigates the development of a remote patient monitoring system based on WBAN Wireless Body Sensor Network. Thus, the main purpose of such design is to interconnect heterogeneous sensor networks not equippe...