FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation

Abstract

The present paper proposes a FPGA based hardware implementations for microarray image processing algorithms in order eliminate the shortcomings of the existing software platforms: user intervention, increased computation time and cost. The proposed image processing algorithms exclude user intervention from processing. An application-specific architecture is designed aiming microarray image processing algorithms parallelization in order to speed up computation. Hardware architectures for logarithm based image enhancement, profile computation and image segmentation are described. The methodology to integrate the hardware architecture within a microprocessor system is detailed. The Fast Simplex Link (FSL) bus is used to connect the hardware architecture as speed up co-processor of the microarray image processing system. Timing considerations were presented considering the levels of parallelism that can be achieved by using our proposed hardware architectures. The FPGA technology was chosen for implementation, due to its parallel computation capabilities and ease of reconfiguration.

Authors and Affiliations

Bogdan Bot, Simina Emerich, Sorin Martoiu

Keywords

Related Articles

A Framework for an Effective Information Security Awareness Program in Healthcare

Electronic Health Record (EHR) is a valuable asset of every healthcare and it needs to be protected. Human errors are recognized as the major information security threats to EHR systems. Employees who interact with EHR s...

Improving Credit Scorecard Modeling Through Applying Text Analysis

In the credit card scoring and loans management, the prediction of the applicant’s future behavior is an important decision support tool and a key factor in reducing the risk of Loan Default. A lot of data mining and cla...

Wyner-Ziv Video Coding using Hadamard Transform and Deep Learning

Predictive schemes are current standards of video coding. Unfortunately they do not apply well for lightweight devices such as mobile phones. The high encoding complexity is the bottleneck of the Quality of Experience (Q...

BYOD Implementation Factors in Schools: A Case Study in Malaysia

The Bring Your Own Device (BYOD) initiative has been implemented widely in developed countries as a mechanism to prepare the students for the 4th industrial revolution. Success stories of the initiative vary depending on...

Security Provisions in Stream Ciphers Through Self Shrinking and Alternating Step Generator

in cryptography stream ciphers used to encrypt plain text data bits one by one. The security of stream ciphers depend upon randomness of key stream, good linear span and low probability of finding the initial states of p...

Download PDF file
  • EP ID EP117012
  • DOI 10.14569/IJACSA.2015.060704
  • Views 78
  • Downloads 0

How To Cite

Bogdan Bot, Simina Emerich, Sorin Martoiu (2015). FSL-based Hardware Implementation for Parallel Computation of cDNA Microarray Image Segmentation. International Journal of Advanced Computer Science & Applications, 6(7), 20-27. https://europub.co.uk/articles/-A-117012