Functional Verification of Enhanced RISC Processor
Journal Title: Indian Journal of Computer Science and Engineering - Year 2013, Vol 4, Issue 5
Abstract
This paper presents design and verification of a 32-bit enhanced RISC processor core having floating point computations integrated within the core, has been designed to reduce the cost and complexity. The designed 3 stage pipelined 32-bit RISC processor is based on the ARM7 processor architecture with single precision floating point multiplier, floating point adder/subtractor for floating point operations and 32 x 32 booths multiplier added to the integer core of ARM7. The binary representation of the floating point numbers employed in the design eliminates the need for floating point registers and uses same set of registers thereby reducing the complexity, area and cost. Mask based data reversal barrel shifter performs parallel flag computations during shift or rotate and has least worst case delay of 0.94 ns compared to other barrel shifters. The hardware of the 32-bit RISC processor core has been modeled in Verilog HDL, simulated in VCS. Verification of a complex design such as 32-bit RISC is one of the major challenges as it consumes more time. In this work, a verification environment is being developed to verify the design RISC processor core.
Authors and Affiliations
SHANKER NILANGI , SOWMYA L
Keywords
Related Articles
- EP ID EP162122
- DOI -
- Views 109
- Downloads 0
A VISUAL CRYPTOGRAPHIC SCHEME FOR OWNER AUTHENTICATION USING EMBEDDED SHARES
A new scheme for user authentication is proposed using visual cryptography and digital watermarking. The original image, mostly the photograph of the authorized person is split into shares. One of the shares is kept with...
Parallel Implementation of Similarity Measures on GPU Architecture using CUDA
Image processing and pattern recognition algorithms take more time for execution on a single core processor. Graphics Processing Unit (GPU) is more popular now-a-days due to their speed, programmability, low cost and mor...
An Efficient Approach of Election Algorithm in Distributed Systems
In this paper, I have proposed an election algorithm that can be used in distributed systems to elect a coordinator. This is a betterment of an already existing Election algorithm (also known as Bully Algorithm) proposed...
A Methodology for Template Extraction from Heterogeneous Web Pages
The World Wide Web is a vast and most useful collection of information. To achieve high productivity in publishing the web pages are automatically evaluated using common templates with contents. The templates are conside...
PERFORMANCE ANALYSIS OF MCCDMA SYSTEM IN RAYLEIGH CHANNEL USING QPSK MODULATION
In this paper, the error performance of an MC-CDMA system is analysed with the help of Quadrature Phase shift Keying (QPSK) as the modulation technique mixed up with Additive White Gaussian Noise (AWGN) in the Rayleigh c...