Functional Verification of Enhanced RISC Processor

Journal Title: Indian Journal of Computer Science and Engineering - Year 2013, Vol 4, Issue 5

Abstract

This paper presents design and verification of a 32-bit enhanced RISC processor core having floating point computations integrated within the core, has been designed to reduce the cost and complexity. The designed 3 stage pipelined 32-bit RISC processor is based on the ARM7 processor architecture with single precision floating point multiplier, floating point adder/subtractor for floating point operations and 32 x 32 booths multiplier added to the integer core of ARM7. The binary representation of the floating point numbers employed in the design eliminates the need for floating point registers and uses same set of registers thereby reducing the complexity, area and cost. Mask based data reversal barrel shifter performs parallel flag computations during shift or rotate and has least worst case delay of 0.94 ns compared to other barrel shifters. The hardware of the 32-bit RISC processor core has been modeled in Verilog HDL, simulated in VCS. Verification of a complex design such as 32-bit RISC is one of the major challenges as it consumes more time. In this work, a verification environment is being developed to verify the design RISC processor core.

Authors and Affiliations

SHANKER NILANGI , SOWMYA L

Keywords

Related Articles

NETWORK INTRUSION DETECTION SYSTEM USING REDUCED DIMENSIONALITY

Intrusion Detection System (IDS) is the science of detection of malicious activity on a computer network and the basic driver for network security. It is defined as a process of monitoring the events occurring in a compu...

Discovering Non-Redundant Association Rules using MinMax Approximation Rules

Frequent pattern mining is an important area of data mining used to generate the Association Rules. The extracted Frequent Patterns quality is a big concern, as it generates huge sets of rules and many of them are redund...

Statistical Analysis of Reliability in edge detection techniques using Optical Coherent Tomography image

Optical Coherence Tomography (OCT) has many uses in medicine and engineering biology. It is a non-invasive technique where Edge detection in image processing playing a significant role in characterization of boundaries a...

COST MINIMIZATION MODEL FOR AN ADAPTIVE INTRUSION RESPONSE SYSTEM

As attacks on computer systems are becoming increasingly numerous and sophisticated, there is a growing need for intrusion detection and response systems to dynamically adapt to better detect and respond to attacks. Annu...

SHORT SURVEY ON GRAPHICAL DATABASE 

This paper explores the features of graph databases and data models. The popularity towards work with graph models and datasets has been increased in the recent decades .Graph database has a number of advantage over the...

Download PDF file
  • EP ID EP162122
  • DOI -
  • Views 114
  • Downloads 0

How To Cite

SHANKER NILANGI, SOWMYA L (2013). Functional Verification of Enhanced RISC Processor. Indian Journal of Computer Science and Engineering, 4(5), 382-387. https://europub.co.uk/articles/-A-162122