G.P.S. use in EHV and HVDC Transmission Line Protection
Journal Title: The International Journal of Technological Exploration and Learning - Year 2014, Vol 3, Issue 2
Abstract
This paper presents a new technique G.P.S. (global positioning system) for EHV and HVDC transmission line protection. In this scheme, the relay restrains a fault transient detection system relay together with a communication system such as SCADA system. Relays are located at each bus bar in a transmission line network. These relay detect the fault and generated high transient signals and trace the time instant corresponding to different fault occurs at bus bar and it generate initial travelling wave. Communication system SCADA is use to transmit and received digital signal of the local information and also from relays in the system .this paper provide how to use global positioning system for fast detection of the fault and solved it.
Authors and Affiliations
Rakesh A. Dafde| Department of Electrical Engineering G.H. Raisoni College of Engineering and Management Amravati. Amravati, India, Prof. Chetan M. Bobade| Department of Electrical Engineering G.H. Raisoni College of Engineering and Management Amravati. Amravati, India
Keywords
Related Articles
- EP ID EP8541
- DOI -
- Views 405
- Downloads 28
An Efficient Resource Allocation in MIMO-OFDMA Networks
Most of the future wireless communication system applications are purely multimedia applications with the different Quality of Services (QoS) and these systems are required to support a variety of data rate for commun...
Cluster Tree Power Aware Routing Protocol for WSN (CTPA)
Sensor webs consisting of nodes with limited battery power and wireless communications are deployed to collect useful information from the field. Gathering sensed information in an energy efficient manner is critical...
Scheduled Theoretical Restoration for Mining Immensely Partial Data Sets
Partial data sets have turn out to be just about ubiquitous in an extensive range of application fields. Mutual illustrations can be initiate in climate and image data sets, sensor data sets, and medical data sets. Th...
An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers
Decimal arithmetic has gained high impact on the overall performance of today’s financial and commercial applications. Decimal arithmetic is pervasive in human-oriented applications but has a limited use in numerica...
A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes
This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-cou...