Ground Bouncing Noise Reduction in Combinational Circuits

Abstract

As technology scales into the nanometer regime ground bounce noise and noise immunity are becoming important metric of comparable importance to leakage current, active power, delay and area for the analysis and design of complex arithmetic logic circuits. In this paper, low leakage 1bit full adder cells are proposed for mobile applications with low ground bounce noise and a novel technique has been introduced with improved staggered phase damping technique for further reduction in the peak of ground bounce noise. Noise immunity has been carefully considered since the significant threshold current of the low threshold voltage transition becomes more susceptible to noise. We introduced a new transistor resizing approach for 1bit full adder cells to determine the optimal sleep transistor size which reduce the leakage power and ground bounce noise. The simulation results depicts that the proposed design also leads to efficient 1bit full adder cells in terms of standby leakage power, active power, ground bounce noise and noise margin. We have performed simulations using Cadence Spectre 180nm standard CMOS technology at room temperature with supply voltage of 1V.

Authors and Affiliations

G Sudhakar, B Venkanna, N Bhojanna

Keywords

Related Articles

Optimization of Corrugated Sheet Box Size for an Industrial Part– A Case Study

Corrugated box produced in large volume for packaging purpose an application which place high demand on its strength and structural stability of the corrugated sheet box. while studying the different industrial boxes it...

Stochastic Model to Find the Testosterone Therapy on Functional Capacity in CHF Patients Using Stochastic Analysis

Heart failure is a serious cardiovascular condition leading to life threatening events, poor prognosis, and degradation of quality of life. According to the present evidences suggesting association between low testoster...

Next Generation Cruise

When it comes to vehicular security be it accident or theft or traffic jams, unfortunately India lies among those countries where accidents share almost 32.6% of the entire death toll share. This paper is about Collisio...

Network Intrusion Detection Using Machine Learning in Vanets: A Review

Vehicular Ad-hoc Network (VANETs) aids the vehicles to form a self-organized network in the absence of centralized infrastructure. It is the constituent of MANET and supports intelligent transport system (ITS). Each nod...

slug“HUMAN resource ACCOUNTING: a strategic approach to corporate excellence”

In the era of Globalization of economy, organizations are considering their employees as “Human Capital' 'Human Capital' (HC) refers to the features such as knowledge, skills, attitude, creativity, aptitude, and commitm...

Download PDF file
  • EP ID EP21981
  • DOI -
  • Views 184
  • Downloads 4

How To Cite

G Sudhakar, B Venkanna, N Bhojanna (2016). Ground Bouncing Noise Reduction in Combinational Circuits. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(4), -. https://europub.co.uk/articles/-A-21981