Hardware Implementation Based on FPGA of AES Encryption and Decryption System

Journal Title: Scholars Journal of Engineering and Technology - Year 2014, Vol 2, Issue 3

Abstract

It is not hard to predict that AES algorithm will play an important role in information security field for a long time in the future after Rijndael algorithm was announced as advanced encryption standard. Hardware implementation based on FPGA of AES algorithm has the advantages of fast, flexible, short development cycle, etc. Hardware implementation based on FPGA of AES encryption and decryption system was studied in this paper concerning the problem that hardware implementation of AES encryption and decryption algorithm on the basis that the overall structure of AES algorithm, basic transformations, encryption and decryption process were all deeply analyzed. First, implementation scheme and key technology to adopt internal and external mixing pipeline structure were determined, and the overall design flow chart was given. Next, considering different application environment, this design supports three modes of encryption and decryption process of AES algorithm under the condition of data group of 128 bits, key length of 128 bits, 192 bits and 256 bits. Therefore, system optimization design of AES encryption and decryption algorithm was completed on the same piece of FPGA chip; Then, coding work and comprehensive compilation was finished by QUARTUS II development tool, and the simulation results by MODELSIM software was given; Finally, this design realized the balance of resources and speed on the basis of guaranteeing speed and had greater advantages in performance. Keywords: AES, FPGA, pipeline, encryption algorithm, decryption algorithm

Authors and Affiliations

Shi-hai Zhu

Keywords

Related Articles

Simulation of the mechanical properties of concrete column confined by GFRP cloth with different reinforcement ratio based on ANSYS

In this paper, ANSYS finite element software was used, and the 3 kinds of reinforcement ratio of the specimens were analyzed by finite element method. The effect of reinforcement ratio on the mechanical properties of GFR...

Gaussian Fuzzy Membership Function for Enhancement of Different Medical Images

Disease is a cause which originates the need of treatment, whenever there is any kind of suspicion, person tends to visit specialist for diagnose. Diagnose of disease tissues is crucial task in order to take right decisi...

Pattern Designing of Portfolio Management of Hydro Projects with Implementation of Multi-Criteria Models

Portfolio is a collection of projects, plans or activities which are managed integrally to facilitate the efficient management of works in order to reach the strategic goals. Portfolio management is one of the most impor...

Classification and Blocking of Spam Users based on Review Using Expected Maximization Algorithm

An excellent source of collecting the reviews on specific product is various online shopping sites where people share their reviews on products and their shopping experience. People may come through the wrong opinions kn...

Comparison of Moisture Removal Rate for Five Samples of Sliced Staple Food Using Multipurpose Convective Cabinet Dryer

This paper is aimed at studying the rate of moisture removal from samples of staple food using a multipurpose convective cabinet dryer. A multipurpose convective cabinet dryer is designed, fabricated and used to study th...

Download PDF file
  • EP ID EP384382
  • DOI -
  • Views 125
  • Downloads 0

How To Cite

Shi-hai Zhu (2014). Hardware Implementation Based on FPGA of AES Encryption and Decryption System. Scholars Journal of Engineering and Technology, 2(3), 352-357. https://europub.co.uk/articles/-A-384382