High-level Synthesis Integrated Verification

Journal Title: Engineering, Technology & Applied Science Research - Year 2015, Vol 5, Issue 5

Abstract

It is widely known in the engineering community that more than 60% of the IC design project time is spent on verification. For the very complex contemporary chips, this may prove prohibitive for the IC to arrive at the correct time in the market and therefore, valuable sales share may be lost by the developing industry. This problem is deteriorated by the fact that most of conventional verification flows are highly repetitive and a great proportion of the project time is spent on last-moment simulations. In this paper we present an integrated approach to rapid, high-level verification, exploiting the advantages of a formal High-level Synthesis tool, developed by the author. Verification in this work is supported at 3 levels: high-level program code, RTL simulation and rapid, generated C testbench execution. This paper is supported by strong experimental work with 3-4 popular design synthesis and verification that proves the principles of our methodology.

Authors and Affiliations

M. Dossis

Keywords

Related Articles

A Standalone PV System with a Hybrid P&O MPPT Optimization Technique

In this paper a maximum power point tracking (MPPT) design for a photovoltaic (PV) system using a hybrid optimization technique is proposed. For maximum power transfer, maximum harvestable power from a PV cell in a dynam...

Designing a Model for Knowledge Socialization Using Sociability Processes of Human Resource Management: A Case Study

This study develops a model for knowledge socialization using sociability processes of human resources through an applied research approach. Two types of participants participated in this study. The first type included a...

Statistical Magnitude Analysis and Distance Determination of the Nearby F8V Stars

The present paper is of three folds. First, to provide some basic descriptive statistics parameters for the apparent and absolute magnitudes of the nearby stars of spectral type F8V stars. Second, to establish the freque...

Fuzzy Predictive Force Control (FPFC) for Speed Sensorless Control of Single-side Linear Induction Motor

In this paper a model fuzzy predictive force control (FPFC) for the speed sensorless control of a single-side linear induction motor (SLIM) is proposed. The main purpose of of predictive control is minimizing the differe...

Evaluating the Effects of Dam Construction on the Morphological Changes of Downstream Meandering Rivers (Case Study: Karkheh River)

The establishment of stability in rivers is dependent on a variety of factors, and yet the established stability can be interrupted at any moment or time. One factor that can strongly disrupt the stability of rivers is t...

Download PDF file
  • EP ID EP109121
  • DOI -
  • Views 246
  • Downloads 0

How To Cite

M. Dossis (2015). High-level Synthesis Integrated Verification. Engineering, Technology & Applied Science Research, 5(5), -. https://europub.co.uk/articles/-A-109121