High Performance of Fault Detection And Correction Technique Using Difference Set Codes For Memory Applications

Abstract

The advanced combination technologies made it possible for accessing any device so fast that within a portion of seconds the job can be performed. Now days fast memories exists everywhere during accessing if any error happens that has to be detected and corrected within a portion of microseconds that is made potential with help high performance error correcting codes (ECCs) such as LDPC and Turbo Codes.The Majority Logic Decoder (MLD) itself used to detect failures, thus area become minimal and keeps the extra power consumption low. The proposed paper deals with coding and decoding of difference set cyclic codes using majority logic decoding mechanisms. The original control logic is developed for decoding so that error correction can be possible within 3 cycles if the transmitted code vector is error free. The performance result shows that fast error correction prototype is potential with lower area and low power.

Authors and Affiliations

porkodi m, Gopalakrishnan. R

Keywords

Related Articles

Enhanced shortest Path and Query Response Time for Users in Location Based Service

The most important brave on answering live shortest paths is scalability, in terms of the number of clients and the amount of live traffic updates. An innovative and talented solution to the shortest path computation...

Butterfly Design for RADIX-4K DIF FFT

VLSI and Digital Signal Processing are the two emerging technologies in the present world. Design of high performance, low area and low power VLSI circuits are needed for the DSP applications. This paper is dealing w...

A New Frame Work and Technique For Earthquake Alert System

As an application, we develop a earthquake reporting structure for use in Japan. In perspective of the different shudders and the tremendous number of Twitter customers all through the country, we can recognize a tre...

Client-Merchant Online Payment System Exploiting Visual Cryptography

This paper exhibits another methodology for giving restricted data just that is important for asset exchange amid web shopping along these lines defending client information and expanding client certainty and avoidin...

Power Optimization In Digital Circuits Using Scan-Based BIST

Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device...

Download PDF file
  • EP ID EP27924
  • DOI -
  • Views 249
  • Downloads 0

How To Cite

porkodi m, Gopalakrishnan. R (2014). High Performance of Fault Detection And Correction Technique Using Difference Set Codes For Memory Applications. International Journal of Research in Computer and Communication Technology, 3(5), -. https://europub.co.uk/articles/-A-27924