High Performance VLSI Design Using Body Biasing in Domino Logic Circuits

Journal Title: International Journal on Computer Science and Engineering - Year 2010, Vol 2, Issue 5

Abstract

Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuits. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power dissipation. Dynamic CMOS circuits, featuring a high speed operation are used in high performance VLSI designs. In this work, different types of AND gates with Conventional Body Bias & Forward Body Bias inverters are compared with their erformances and the high performance circuit was specified. The different design styles are compared by performing detailed transistor-level imulation on bench mark circuits using CAD tools of DSCH3 and icrowind3 in sub-micron regime. The simulated results re compared in terms of power dissipation, propagation delay, PDP and area.

Authors and Affiliations

Salendra. Govindarajulu , Dr. T. Jayachandra Prasad

Keywords

Related Articles

UNICODE and Colors Integration tool for Encryption and Decryption

Cryptography, to most people, is concerned with keeping communications private. Indeed, the protection of sensitive communications has been the emphasis of cryptography throughout much of its history. Encryption is the t...

Sectorization of Walsh and Walsh Wavelet in CBIR

this paper proposes the new Walsh Wavelet generation and its use in the Content based image retrieval. The Walsh Wavelet has been used to transform the images and sectored it into various sector sizes to generate the fea...

Signature Analysis of UDP Streams for Intrusion Detection using Data Mining Algorithms

with the increased use of internet for a wide range of activity from simple data search to online commercial transactions, securing the network is extremely important for any organization. Intrusion detection becomes ex...

Multivariable H Robust Controller for a Permanent Magnet Synchronous Machine (PMSM)

Analytical modeling of the PMSM often involves many simplifying assumptions. The model thus obtained is a model where the physical phenomena and dynamics are neglected during the identification of the process such that t...

Observer Design for Simultaneous State and Faults Estimation

This paper addresses the problem of state and faults estimation for Takagi-Sugeno nonlinear systems. Based on this structure for modeling, a proportional integralmultiple observer with unknown inputs is proposed in order...

Download PDF file
  • EP ID EP124245
  • DOI -
  • Views 121
  • Downloads 0

How To Cite

Salendra. Govindarajulu, Dr. T. Jayachandra Prasad (2010). High Performance VLSI Design Using Body Biasing in Domino Logic Circuits. International Journal on Computer Science and Engineering, 2(5), 1741-1745. https://europub.co.uk/articles/-A-124245