High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 5

Abstract

Grid increase is the piece operation utilized as a part of numerous picture and flag handling applications. This work exhibits a viable configuration for the Matrix Multiplication utilizing Systolic Architecture. This design expands the registering speed by utilizing the idea of parallel handling and pipelining into a solitary idea. The chose stage is a FPGA (Field Programmable Gate Array) gadget since, in systolic registering, FPGAs can be utilized as committed PCs as a part of request to perform certain calculations at high frequencies. The paper exhibits a systolic design for framework duplication calculation utilizing FPGA. Approach utilizes four preparing components that minimizes area, lessens the range and enhances calculation time.

Authors and Affiliations

Anitha PG Scholar, Mr. Pradeep Kumar S K

Keywords

Related Articles

Effect of Brake Thermal Efficiency of a Variable Compression Ratio Diesel Engine Operating with Pongammia Pinnata Oil Blends Under Different Loading Conditions

In this experimental study Brake Thermal Efficiency of a variable compression ratio (VCR) Diesel engine operating with diesel and Pongamia pinnata oil blends were studied under different five different loading conditions...

Feature Extraction Techniques for Facial Expression Recognition Systems

Automatic facial expression recognition has become a progressive research area since it plays a major role in human computer interaction. The facial expression recognition finds its major application in areas like social...

To Analyse The Behaviour Of Concrete Using Innovative Material: An Experimental Study

Concrete is most widely used construction material in the world. It is fundamentally a mixture of aggregate and cements paste. This traditional concrete may be strong initially, but it tends to crack easily under the act...

Comparative Analysis of Stepped Impedance with Open and Short Circuited Stub Microstrip Low Pass Fractal Filter

This paper proposed a comparison of stepped impedance fractal low pass filters at 1 GHz with open stub and short-circuited stub. Sierpinski carpet fractals used to reduce filter size and develop low profile filters. Frac...

CFD Analysis on Finned Tube Heat Exchanger using Alumina Nanofluid As Coolant

Finned tube heat exchanger are used for heat transfer between air, gas and liquids or steam. Heat exchanger with finned heating surfaces, so-called finned tube heat exchanger, offer the possibility of heat transfer betwe...

Download PDF file
  • EP ID EP218495
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

Anitha PG Scholar, Mr. Pradeep Kumar S K (2016). High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA. GRD Journal for Engineering, 1(5), 92-99. https://europub.co.uk/articles/-A-218495