High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 5

Abstract

Grid increase is the piece operation utilized as a part of numerous picture and flag handling applications. This work exhibits a viable configuration for the Matrix Multiplication utilizing Systolic Architecture. This design expands the registering speed by utilizing the idea of parallel handling and pipelining into a solitary idea. The chose stage is a FPGA (Field Programmable Gate Array) gadget since, in systolic registering, FPGAs can be utilized as committed PCs as a part of request to perform certain calculations at high frequencies. The paper exhibits a systolic design for framework duplication calculation utilizing FPGA. Approach utilizes four preparing components that minimizes area, lessens the range and enhances calculation time.

Authors and Affiliations

Anitha PG Scholar, Mr. Pradeep Kumar S K

Keywords

Related Articles

Early Breast Cancer Detection

The disease is curable if it is detected in early stage [1][8]. Breast cancer is a malignant tumour that starts in the cells of breast, which is group of cancer cells that grow into surrounding tissues. Breast cancer occ...

Improving Raw Milk Quality using Whatsapp – A Rise of Digital India in Indian Dairy Sector

Milk which is considered like nectar in our scriptures is now being adulterated with chemicals, has residues of antibiotics, hormones and pesticides as well as a wide range of microorganisms, including pathogens, in numb...

Wi-Fi based Health Monitoring System using Lilypad

This work describes the implementation of health monitoring system using Lilypad Arduino microcontroller and ESP8266 Wi-Fi module. The system is developed to monitor the real-time heart rate and body temperature of a pat...

An Efficient Extreme Learning Machine Based Intrusion Detection System

This paper presents an intrusion detection technique based on online sequential extreme learning machine. For performance evaluation, KDDCUP99 dataset is used. In this paper, we use three feature selection techniques – f...

Automation of Electrical Isolators/ Disconnector using Electrical Motor and Gearbox

Electrical Isolators have been used primarily before circuit breakers in a power transmission substation. Circuit Breakers are used to isolate the circuit. The break points cannot be viewed externally as they lie within...

Download PDF file
  • EP ID EP218495
  • DOI -
  • Views 96
  • Downloads 0

How To Cite

Anitha PG Scholar, Mr. Pradeep Kumar S K (2016). High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA. GRD Journal for Engineering, 1(5), 92-99. https://europub.co.uk/articles/-A-218495