High Speed Design of an Information Lossless 8 Bit Carry Select Adder using CNT FET

Abstract

Basic reasons for research on reversible logic are the power consumption and heat dissipation. Existing systems have designed carry select added using TSG gate, for four bit addition. In the proposed system an enhancement of eight bit carry selection is performed with Fault tolerant Full Adder. Cnt fet is used in the implementation of the proposed eight bit carry select adder, which proves the reduction in power is more than 50% than that of existing system.

Authors and Affiliations

S. Manisha Sree Adithtya, S. P. Saraswathi, S. Niranjana

Keywords

Related Articles

PCCP:Technique For Online Authentication Presuming Attacks

Attacks on the password in remote login services is increasing day by day. Providing convenient login for legitimate users from prevention such attack is became a challenging problem. From the beginning Automated Tur...

A Secure Mona Protocol for Data Sharing In Un-Trusted Cloud

Cloud computing provides different services economically and efficiently to share many resources among cloud users with low maintenance cost. But unfortunately, during this sharing process data preservation and data...

Enhancement Of Power Quality Under Different Fault Condictions And Harmonic Elimination By Using D-Statcom

this paper mainly focuses on power quality with D-STATCOM Due to the non-standard voltage, frequency, and current at distribution side. In this paper the role of DSTATCOM (Distribution Static Compensator) are located...

Data Access Scheme to Probabilistically Coordinate Multiple Caching Nodes

The propose of caching strategy in wireless ad hoc networks benefits from the supposition of existing endto-end paths in the midst of mobile nodes, and the path from a supplicant to the data source remnants unchanged...

A Formal Study of Cryptanalysis on Ciphers

Cryptanalysis is co-study of cryptography. A cipher is said to be successful cipher if it design resists all cipher attacks. Cryptanalyis are two-fold. One way is a benign activity where cryptanalysis is performed to...

Download PDF file
  • EP ID EP27551
  • DOI -
  • Views 364
  • Downloads 6

How To Cite

S. Manisha Sree Adithtya, S. P. Saraswathi, S. Niranjana (2013). High Speed Design of an Information Lossless 8 Bit Carry Select Adder using CNT FET. International Journal of Research in Computer and Communication Technology, 2(3), -. https://europub.co.uk/articles/-A-27551