High Speed Design of an Information Lossless 8 Bit Carry Select Adder using CNT FET

Abstract

Basic reasons for research on reversible logic are the power consumption and heat dissipation. Existing systems have designed carry select added using TSG gate, for four bit addition. In the proposed system an enhancement of eight bit carry selection is performed with Fault tolerant Full Adder. Cnt fet is used in the implementation of the proposed eight bit carry select adder, which proves the reduction in power is more than 50% than that of existing system.

Authors and Affiliations

S. Manisha Sree Adithtya, S. P. Saraswathi, S. Niranjana

Keywords

Related Articles

Emotion Recognition from Human Eye Expression

Facial expressions play an essential role in communications in social interactions with other human beings which deliver rich information about their emotions. The most crucial feature of human interaction that gran...

Concealment safeguarding delegated access control in shared clouds

Cloud computing, as a developing computing standard. Cloud computing empowers clients to remotely store their information in a cloud furthermore profit by administrations on-interest. With fast improvement of Cloud c...

EFFICIENT COLLABORATIVE SCIENTIFIC WORKFLOW COMPOSITION USING SERVICE ORIENTED COLLABORATION MODEL

Collaboration has become a dominant feature of modern science. Many scientific problems are beyond the realm of individual discipline or scientist to solve and hence require collaborative efforts. Modern scientific d...

Implementation and Analysis of Modeling of Brain Surgery Simulation for Patient

A proposed real-time neurosurgery simulator handles skull drilling and surgical interaction with the brain. This involves the development and combination of areas such as collision handling, haptic rendering, physica...

Comparison of Existing Dictionary Based Data Compression Methods for English and Gujarati Text

Data compression is a common requirement for most of the computerized applications. There are number of data compression algorithms, which are dedicated to compress different data formats. Even for a single data type...

Download PDF file
  • EP ID EP27551
  • DOI -
  • Views 345
  • Downloads 6

How To Cite

S. Manisha Sree Adithtya, S. P. Saraswathi, S. Niranjana (2013). High Speed Design of an Information Lossless 8 Bit Carry Select Adder using CNT FET. International Journal of Research in Computer and Communication Technology, 2(3), -. https://europub.co.uk/articles/-A-27551