High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

Matrix operations are commonly used in almost all areas of scientific research. Matrix multiplication has significant application in the areas of graph theory, numerical algorithms, signal processing, and digital control. Matrix multiplication is a computationally intensive problem, especially the design and efficient implementation on an FPGA where resources are very limited, has been more demanding. In this paper, we implement an architecture that is capable of handling matrices of variable sizes. This design minimize the gate count, area, improvements in latency, computational time, throughput for performing matrix multiplication and reduce the number of multiplication and additions hardware required to get the matrices multiplied on commercially available FPGA devices. The hardware design in our work to multiply two numbers is use the multiplier unit used for multiplying two numbers in a single clock cycle. This increases the speed of the computation. The system is simple to implement and is highly scalable, the system can be scaled with simple repetition of the hardware and with no changes in the algorithm. Our approach converts matrix multiplication in programmable processors into a computation channel, when increasing the processing throughput, the output noise (error) increases due to computational errors caused by exceeding the machine-precision limitations.

Authors and Affiliations

Shriyashi Jain , Neeraj Kumar , Jaikaran Singh , Mukesh Tiwari

Keywords

Related Articles

 Model Predictive Control: History and Development

 This paper traces the development of model predictive control technology over the years. An approximate genealogy of linear MPC algorithms has been explained.

 The Comparison of Two Monopulse Tracking Systems: Four – Horn and Multimode (based on the simulation results of HFSS)

 The tracking system is a functional block of satellite and navigating system that detects the presence of various electromagnetic scatterers and determines their location. During the past two decades, a considerabl...

Analysis of ECG Signal Compression Technique Using Discrete Wavelet Transform for Different Wavelets

This paper presents the ECG compression technique using wavelet transform corresponds to the different wavelets. There are so many techniques are popular for ECG compression. The wavelet based techniques are most popular...

 Power Generation Through Double Chamber MFC Operation By Slurry Mixed With Different Substrates

 Microbial fuel cell ( MFC ) represents a new method for electricity generation. Microbial fuel cells are devices that can use bacterial metabolism to produce an electrical current from a wide range organic substrat...

Impact Test on Motor Cycle Helmet for Different Impact angles using FEA

A motorcycle helmet is the best protective head gear for the prevention of head injuries caused by different carnial impact. A finite element model based on realistic geometric features of a motorcycle helmet is establis...

Download PDF file
  • EP ID EP94183
  • DOI -
  • Views 104
  • Downloads 0

How To Cite

Shriyashi Jain, Neeraj Kumar, Jaikaran Singh, Mukesh Tiwari (2014). High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 75-78. https://europub.co.uk/articles/-A-94183