High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

Matrix operations are commonly used in almost all areas of scientific research. Matrix multiplication has significant application in the areas of graph theory, numerical algorithms, signal processing, and digital control. Matrix multiplication is a computationally intensive problem, especially the design and efficient implementation on an FPGA where resources are very limited, has been more demanding. In this paper, we implement an architecture that is capable of handling matrices of variable sizes. This design minimize the gate count, area, improvements in latency, computational time, throughput for performing matrix multiplication and reduce the number of multiplication and additions hardware required to get the matrices multiplied on commercially available FPGA devices. The hardware design in our work to multiply two numbers is use the multiplier unit used for multiplying two numbers in a single clock cycle. This increases the speed of the computation. The system is simple to implement and is highly scalable, the system can be scaled with simple repetition of the hardware and with no changes in the algorithm. Our approach converts matrix multiplication in programmable processors into a computation channel, when increasing the processing throughput, the output noise (error) increases due to computational errors caused by exceeding the machine-precision limitations.

Authors and Affiliations

Shriyashi Jain , Neeraj Kumar , Jaikaran Singh , Mukesh Tiwari

Keywords

Related Articles

 A Study on Region wise Price Variation of Construction Raw Materials using Frequency Analysis through SPSS Software

 Materials are at the heart of all branches of engineering. Engineers are better engineers if they have a good understanding of the properties of the materials which they use. The challenge to the engineer is also m...

 Reactive Power Control in Electrical Power Transmission System

 In this paper, an understanding of reactive power associated with power transmission networks is developed. To make transmission networks operate within desired voltage limits, methods of making up or taking away...

 Study of Various EBG Based Micro strip Filter Structures

 In this paper, a planar EBG based microstrip filter structure is formed by etching circles in the ground plane and using a modulated microstrip line. These planar EBG microstrip structure provides a wide stopband...

 Hindi Automatic Speech Recognition Using HTK

 Automated Speech Recognition (ASR) is the ability of a machine or program to recognize the voice commands or take dictation which involves the ability to match a voice pattern against a provided or acquired vocab...

A Comparative Study of the Suitability of Dakuk, Kirkuk-Iraq and Tuz, Salahaddin-Iraq Coarse Aggregates for Construction Purposes

This paper investigates the properties of some natural coarse aggregates in Dakuk and Tuz. Two gravel samples were obtained from different locations and transported to Civil Engineering Laboratory, Technical Institute of...

Download PDF file
  • EP ID EP94183
  • DOI -
  • Views 115
  • Downloads 0

How To Cite

Shriyashi Jain, Neeraj Kumar, Jaikaran Singh, Mukesh Tiwari (2014). High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 75-78. https://europub.co.uk/articles/-A-94183