High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2
Abstract
Matrix operations are commonly used in almost all areas of scientific research. Matrix multiplication has significant application in the areas of graph theory, numerical algorithms, signal processing, and digital control. Matrix multiplication is a computationally intensive problem, especially the design and efficient implementation on an FPGA where resources are very limited, has been more demanding. In this paper, we implement an architecture that is capable of handling matrices of variable sizes. This design minimize the gate count, area, improvements in latency, computational time, throughput for performing matrix multiplication and reduce the number of multiplication and additions hardware required to get the matrices multiplied on commercially available FPGA devices. The hardware design in our work to multiply two numbers is use the multiplier unit used for multiplying two numbers in a single clock cycle. This increases the speed of the computation. The system is simple to implement and is highly scalable, the system can be scaled with simple repetition of the hardware and with no changes in the algorithm. Our approach converts matrix multiplication in programmable processors into a computation channel, when increasing the processing throughput, the output noise (error) increases due to computational errors caused by exceeding the machine-precision limitations.
Authors and Affiliations
Shriyashi Jain , Neeraj Kumar , Jaikaran Singh , Mukesh Tiwari
Keywords
Related Articles
- EP ID EP94183
- DOI -
- Views 112
- Downloads 0
Design Approach for Decimation Filter for ADC Application
This paper presents a kind of design method about the decimation filter design for high performance ADC application. It was implemented and validated by simulation using MATLAB tool and its complete architecture was real...
Automatic load frequency control of multi-area power system using ANN controller and Genetic algorithm
In this paper work we analyze and design Automatic load frequency control of two areas power system using Genetic Algorithm and also for four area power system using artificial neural network (ANN), generation co...
Design, Modeling and Analysis of Helical Gear According Bending Strength Using AGMA and ANSYS
there are two kinds of stresses in gear teeth, root bending stresses and tooth contact stresses. These two stresses results in the failure of gear teeth, root bending stress results in fatigue fracture and contact stress...
Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools
To perform fast addition operation, CSLA is one of the fastest adders used in many data-processing processors. Analyzing the structure of Regular CSLA (R-CSLA) and Modified CSLA (M-CSLA), there is a scope to reduce the a...
An Empirical Data Cleaning Technique for CFDs
Data cleaning is a basic data preprocessing technique for before forwarding the data to data mining approach ,but it leads to an intresting research area in the field of data mining. Data cleaning is the process of...