High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

Matrix operations are commonly used in almost all areas of scientific research. Matrix multiplication has significant application in the areas of graph theory, numerical algorithms, signal processing, and digital control. Matrix multiplication is a computationally intensive problem, especially the design and efficient implementation on an FPGA where resources are very limited, has been more demanding. In this paper, we implement an architecture that is capable of handling matrices of variable sizes. This design minimize the gate count, area, improvements in latency, computational time, throughput for performing matrix multiplication and reduce the number of multiplication and additions hardware required to get the matrices multiplied on commercially available FPGA devices. The hardware design in our work to multiply two numbers is use the multiplier unit used for multiplying two numbers in a single clock cycle. This increases the speed of the computation. The system is simple to implement and is highly scalable, the system can be scaled with simple repetition of the hardware and with no changes in the algorithm. Our approach converts matrix multiplication in programmable processors into a computation channel, when increasing the processing throughput, the output noise (error) increases due to computational errors caused by exceeding the machine-precision limitations.

Authors and Affiliations

Shriyashi Jain , Neeraj Kumar , Jaikaran Singh , Mukesh Tiwari

Keywords

Related Articles

 Robust Contrast And Resolution Enhancement Of Images Using Multiwavelets And SVD

 Resolution and contrast are the two important attributes of an image. In this paper we developed a method to enhance the quality of the given image. The enhancement is done both with respect to resolution and contr...

 Network Intrusion Detection system based on Feature Selection and Triangle area Support Vector Machine

 :As the cost of the data processing and Internet accessibility increases, more and more organizations are becoming vulnerable to a wide range of cyber threats. Most current offline intrusion detection systems are f...

Optimization of Fuzzy Random Portfolio selection by Implementation of Harmony Search Algorithm

This study first reviews fuzzy random Portfolio selection theory and describes the concept of portfolio optimization model as a useful instrument for helping finance practitioners and researchers. Second, this paper spec...

 Selective Harmonic Elimination by Programmable Pulse Width Modulation in Inverters

 The objective of the electric utility is to deliver sinusoidal voltage at fairly constant magnitude throughout their system. This objective is complicated by the fact that there are loads on the system that produ...

 A Study on Utilization Aspects of Stone Chips as an Aggregate Replacement in Concrete in Indian Context

 The high consumption of raw materials by the construction sector, results in chronic shortage of building materials and the associated environmental damage. In the last decade, construction industry has been conduc...

Download PDF file
  • EP ID EP94183
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

Shriyashi Jain, Neeraj Kumar, Jaikaran Singh, Mukesh Tiwari (2014). High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 75-78. https://europub.co.uk/articles/-A-94183