HIGH SPEED ROUTERS RELY ON WELL DESIGNED PACKET BUFFERS
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 3
Abstract
All packet switches contain packet buffers to hold packets during times of congestion. High-speed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times and suggested combined SRAM/DRAM hierarchical buffer architectures to meet these challenges. This is particularly true for a shared memory switch where the memory needs to operate at times the line rate, where is the number of ports in the system. Even input queued switches must be able to buffer packets at the rate at which they arrive. We address these issues by first designing an efficient compact buffer that reduces the SRAM size requirement by (k – 1)/k. Then, we introduce a feasible way of coordinating multiple subsystems with a load-balancing algorithm that maximizes the overall system performance. Both theoretical analysis and experimental results demonstrate that our load-balancing algorithm and the distributed packet buffer architecture can easily scale to meet the buffering needs of high bandwidth links and satisfy the requirements of scale and support for multiple queues.
Authors and Affiliations
A. RAJYALAKSHMI1 , P. SRINIVASULU2 , G. PRAVALIKA , M. RAJYALAKSHMI4
Keywords
Related Articles
- EP ID EP115236
- DOI -
- Views 88
- Downloads 0
Spectrum of Cyber threats & Available Control Mechanisms
The Internet is undoubtedly the largest public data network enabling and facilitating both personal & business communications worldwide. Wireless networking has experienced a tremendous growth becoming an integral...
Enhanced audit services for the correctness of outsourced data in cloud storage
Introduction of cloud storage service has made the users to access their data anywhere anytime without any trouble. Available systems that provide support for the remote data integrity are useful for quality of ser...
Intrusion Detection and Classification Using Improved ID3 Algorithm of Data Mining
Intrusion detection technology exists a lot of problems, such as low performance, low intelligent level, high false alarm rate, high false negative rate and so on. There is a need to develop some robust decision tr...
Modular Design of Adders with Domino Logic 1
- Based on 180nm CMOS technology a 4 bit domino logic adder is designed for speed optimization over ripple carry adder. The adder is designed using 4 bit slice of carry look-ahead adder. Multiple slices are may...
RLC Low Pass Filters Transmission Transient Performance Characteristics Analysis
Filter is considered as a part of an optical system that has the purpose of modifying the intensity, polarization or, in particular, the spectral distribution of light. For reconfigurable filters a signal is applied to t...