Highly Secured High Throughput Efficient VLSI Architecture for AES Implementations

Abstract

The AES algorithm can be implemented in different styles at programming levels. The paper compares the hardware efficiency of different AES implementations with respect to their area, speed and power performance especially in two different styles – one using controller and the other one is iterative method. These designs were described using Verilog HDL, simulated using Modelsim® and prototyped in Altera’s platform FPGA.

Authors and Affiliations

Ramoji Vasamsetti, P Ganesh, Ch Appala Swamy

Keywords

Related Articles

Reduction of Common Mode Leakage Current in Three Phase Transformer less Photovoltaic Grid Connected System

In this project the usage of distributed generation renewable sources such as solar energy, wind energy and fuel energy become more popular because of environment friendly and increasing demand of electric energy. Fo...

Effective Business Analytics using Prefetching Technique

Nowadays, the Web is a vital resource in conducting business apart from information search and entertainment. Predicting users shopping pattern, finding frequent buyers and popular product identification in the e-co...

A Framework for Administration Assault Recognition in Multivariate Connection Exploration

Denial of-Service (DoS) attacks are a basic danger to the Internet. It is extremely arduous to follow back the assailants for the reason that of memory less element of the web directing components. Subsequently, ther...

Identifying the Top Demanding Technology Trends in the Field of Software Engineering

The rapid advancement of technology makes it difficult to choose the right domain for a software developer that will continue to exist in future. New inventions are replacing old technologies every day. Software compa...

A Survey Of Intrusion Detection Mechanisms In Multitier Web Applications

Today the usage of computer for web applications is increasing day by day. Most of the transactions such as banking, travel etc are done through web. So the targets of attacks towards web applications are also increa...

Download PDF file
  • EP ID EP27523
  • DOI -
  • Views 341
  • Downloads 7

How To Cite

Ramoji Vasamsetti, P Ganesh, Ch Appala Swamy (2012). Highly Secured High Throughput Efficient VLSI Architecture for AES Implementations. International Journal of Research in Computer and Communication Technology, 1(7), -. https://europub.co.uk/articles/-A-27523