Highly Secured High Throughput Efficient VLSI Architecture for AES Implementations

Abstract

The AES algorithm can be implemented in different styles at programming levels. The paper compares the hardware efficiency of different AES implementations with respect to their area, speed and power performance especially in two different styles – one using controller and the other one is iterative method. These designs were described using Verilog HDL, simulated using Modelsim® and prototyped in Altera’s platform FPGA.

Authors and Affiliations

Ramoji Vasamsetti, P Ganesh, Ch Appala Swamy

Keywords

Related Articles

Enhance The Performance Of Mobile Presence Services By Scalable Server Architecture (Presence Cloud)

A mobile existence overhaul is a necessary constituent of a social network application as it uphold each mobile user’s presence information such as the current status, GPS location and network address. Also updates t...

Automatic Membership Service For Large-Scale Dependable Storage Systems

Byzantine-fault-tolerant replication increases the reliability and availability of Internet services that store significant state and protect it in spite of attacks or software errors. Existing Byzantine-fault-toleran...

Amalgamation Of Captcha And Click Based Graphical Password For User Authentication

Many security primitives are based on hard mathematical problems. Using hard AI problems for security is emerging as an exciting new paradigm, but has been under-explored. Usable security has unique usability challen...

Mobile Cloud Computing: A Emerging Technology, Its Advantages and Issues

In spite of great advances in the mobile devices as a computing platform, applications is still very limited due to the poor computing capability of mobile devices and limited battery life. In order to overcome these...

Iris Data Hiding, Encoding By Using Huffman Coding DWT, SVD Scheme Authenticated By Multi SVM

As the technology advances in day to day life, the process of illegal data copies are producing by miscreants with ease. Various techniques are introducing to protect the copy right data from the miscreants. One such...

Download PDF file
  • EP ID EP27523
  • DOI -
  • Views 370
  • Downloads 7

How To Cite

Ramoji Vasamsetti, P Ganesh, Ch Appala Swamy (2012). Highly Secured High Throughput Efficient VLSI Architecture for AES Implementations. International Journal of Research in Computer and Communication Technology, 1(7), -. https://europub.co.uk/articles/-A-27523