Hybrid Reconfigurable FPGA Architecture Based on Autonomous Fine-Grain Power- Gating

Abstract

Field Programmable Gate Arrays (FPGAs) are special type processor which allows the end user to configure directly. This paper investigates to design a low power reconfigurable Asynchronous FPGA cells. The proposed design combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding with sleep controller. Four-phase dual-rail encoding is used for small area and low power of logic blocks, where LEDR encoding is used for high throughput and low power of data transfer and the sleep controller is used to reduce the standby power that is being consumed by the CLB. The circuit is simulated using the Xilinx Tool.

Authors and Affiliations

Sathyendran , V. J. K. Kishore Sonti

Keywords

Related Articles

MR Image Segmentation Methods:A Survey

In today’s modern medical image research, MR image segmentation is the most challenging task. The basis of MRI is the directional magnetic field, or moment, associated with charged particles in motion. These images are u...

Zone Based Feature Extraction and Statistical Classification Technique for Kannada Handwritten Numeral Recognition

This paper presents the zone based feature extraction and statistical classification technique for Kannada handwritten numeral recognition. The Kannada handwritten numeral database required for the experimentation is col...

Improved Block Based Segmentation and Compression Techniques for Compound Images

Image compression is to minimize the size in bytes of a graphics file without degrading the quality of the image to an unacceptable level. The compound image compression normally based on three classification methods tha...

Cluster Head Selection Mechanisms in Homogeneous and Heterogeneous WSNs: A Survey

Wireless Sensor Networks are energy constrained networks that are deployed to sense an environment. The battery of the nodes in these networks depletes with the network operational time and eventually the nodes die out o...

A KEY MANAGEMENT PROTOCOL FOR HIERACHICAL WIRELESS SENSOR NETWORKS

Wireless sensor networks (WSNs) are deployed in hostile environments in many applications. In order to resist security threats, sensor nodes of WSNs often use pre-shared secret keys to encrypt and exchange confidential d...

Download PDF file
  • EP ID EP153064
  • DOI -
  • Views 136
  • Downloads 0

How To Cite

Sathyendran, V. J. K. Kishore Sonti (2015). Hybrid Reconfigurable FPGA Architecture Based on Autonomous Fine-Grain Power- Gating. International Journal of Computer Science & Engineering Technology, 6(2), 42-47. https://europub.co.uk/articles/-A-153064