Image Registration Methods and Validation Techniques
Journal Title: International Journal of Computer & organization Trends(IJCOT) - Year 2014, Vol 4, Issue 1
Abstract
Image registration is the process of aligning two or more images into a common coordinate system. The images can be of the same object taken at different time instants or angles or by different sensors. The images can also be of different objects. The applications of image registration include medical image analysis, neuroscience, computer vision, astrophysics, military applications etc. Many methods are currently available for image registration. It is also necessary to estimate the accuracy of the image registration process. In this paper we review the different image registration methods as well as the validation techniques.
Authors and Affiliations
Mr P Subramanian , Ms R Indumathi
An Integrated Approach to Measurement Software Defect using Software Matrices
Software measurement is a quantified attribute of a characteristic of a software product or the software process. It is a discipline within software engineering. Measurement programs in software organizations are a...
A Survey Of Key Management Schemes In Wireless Sensor Networks
In near future, the Wireless Sensor Networks (WSN) is widely used in many applications like military and civil domains. The wireless sensor networks are always deployed in hostile and pervasive environment. Security is m...
Redundancy Efficient Crosstalk Avoidance Scheme in VLSI Circuits
In deep sub micrometer design interconnect delay has become a major factor. Crosstalk is highly evident in deep sub micrometer design. Crosstalk depends on different data patterns that are transmitted on the bus. For the...
Towards Instructional Design of Ubiquitous Learning Environments
A remarkable shift of what technologies may offer particularly mobile, wireless and sensor-based ones, i. e. a SF like environment in which ubiquitous and pervasive technologies provide for opportunities only imagi...
Power Efficient Weighted Modulo 2n+1 Adder
The comparison of three different architectures for modulo 2n+1 adders are introduced in this paper. The first two architecture can be implemented different power consumptions, while maintain the same delay. The partitio...