Implementation And Analogy Of Fast Adder Using Fpga
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 1
Abstract
Fast adder is a type of an adder used in digital logic to implement speed by reducing the amount of time required to determine the carry bit. this paper deals with high data rate of implementation of adders on the field programmable gate array(FPGA) it is the best hardware design which is implemented on FPGA, different architecture has been implemented and compare on the basis of design in terms of carry propagation delay, area required, power ,slice occupied and numbers of LUT’S.
Authors and Affiliations
Preeti S. Manohare, Rohit C. Iyer
Keywords
Related Articles
- EP ID EP27824
- DOI -
- Views 264
- Downloads 0
Smart cane For The Blind
Blind people usually use cane for their navigation. But these canes have some limitations, it can detects obstacles in their path. The smart cane for blind is a system which uses the biometric authentication such as fac...
Novel Resource Allocation Algorithm for Cloud System That Supports VM-Multiplexing Technology
Formulation of a deadline-driven resource allocation problem based on the cloud environment assist with VM resource isolation technology and also suggests a novel solution with polynomial time which could minimize us...
Image Watermarking And Its Techniques: A Review
With the fast development in computer network and multimedia technology, the need of protecting the ownership of digital media becomes a major issue. Digital watermarking is a process of hiding imperceptible data int...
An Approach to reduce Non-linearity of HIPERLAN/2 system using Neural Network
Simulation of ETSI’s High Performance Local Area Network Type 2(HIPERLAN/2) is presented. In this paper we present performance of HIPERLAN/2 model via a MATLAB/Simulink simulation with the original MATLAB/Simulink mo...
Loss less Data Compression using DCT to Optimize the compression Ratio
This work studies of the problem and demonstrates the viability of the suggested methodology with simulation runs onthe International Symposium on Circuits and Systems (ISCAS) 85 combinational and ISCAS 89 full-scan...