Implementation and Analysis of Power-constrained contrast enhancement algorithm using a sub-band decomposed MSRA for OLED display
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2015, Vol 4, Issue 7
Abstract
This paper presents a power-constrained contrast enhancement algorithm for organic light-emitting diode display based on multi-scale retinex Algorithm (MSRA). In general, MSR, which is the key component of the proposed algorithm, consists of power controllable log operation and sub-band wise gain control. First, we decompose an input image to MSRAs of different sub-bands, and compute a proper gain for each MSRA. Second, we administer a coarse-to-fine ability ascendancy mechanism, which recomputed the MSRAs and gains. This footfall iterates until the ambition ability extenuative is accurately accomplished. With video sequences, the adverse levels of adjoining images are bent consistently application banausic adherence in adjustment to abstain ablaze artifacts. Finally, we present several enhancement abilities for real-time processing. Experimental after-effects appearance that the proposed algorithm provides bigger beheld superior than antecedent methods, and a constant power-saving arrangement after ablaze artifacts, even for video sequences.
Authors and Affiliations
N. Prasanthi, M. P. Venkatesh
Keywords
Related Articles
- EP ID EP28213
- DOI -
- Views 271
- Downloads 2
Multichannel Contact Center Performance Analysis
The Contact Centers play important role in customer interactions. They provide information to differentiate company products and services and build loyalty relations with customers. The Contact Center is the central...
Performance Analysis of Different Space Time Block Codes in MIMO Systems
The main limitations of wireless transmission are fading and associated reduction in bit error rate. To mitigate these effects several techniques are employed. It is well known that the performance of the wireless com...
Design and Functional Verification of Four Way Set Associative Cache Controller
This project describes the design of a Cache Controller that will handle 32Kbyte 4 ways with 8word block size cache. A cache controller is a device that used to sequence the read and write of the cache storage array....
Effect of Moderators on Determinants: A Case Study of Technology Acceptance Models
From a few decades, studies has been conducted on various technology acceptance models to predict user acceptance of information technologies. These days various types of tools and information technologies are used i...
STBC Transceiver System Using Tomlinson-Harashima pre coding
A precoding configuration for double space-time block coding (STBC) system is investigated in this paper, i.e., the joint process of STBC and dirty paper coding (DPC) methods. These methods are utilized for evading d...