Implementation of a Fast Binary Floating Point Dadda Multiplier
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 11
Abstract
This project presents a high speed binary floating point multiplier based on Dadda Algorithm. To improve speed multiplication of mantissa is done using Dadda multiplier replacing Carry Save Multiplier. The design achieves high speed with maximum frequency of 526 MHz compared to existing floating point multipliers. The floating point multiplier is developed to handle the underflow and overflow cases. To give more precision, rounding is not implemented for mantissa multiplication. The multiplier is implemented using Verilog HDL and it is targeted for Xilinx Virtex-5 FPGA. The multiplier is compared with Xilinx floating point multiplier core.
Authors and Affiliations
Thalari Mohan, G. Mukesh
Keywords
Related Articles
- EP ID EP21395
- DOI -
- Views 256
- Downloads 4
Embedded System Based Fruit Quality Management Using PIC Micro Controller
This paper presents a novel defect segmentation of fruits based on color features with K-means clustering algorithm. The algorithms Gaussian Mixture Model (GMM), Support Vector Machine (SVM) are used for background remo...
Brain Tumour Segmentation Based on SFCM using Back Propagation Neural Network
Automatic defects detection in MR images is very important in many diagnostic and therapeutic applications. Because of high quantity data in MR images and blurred boundaries, tumour segmentation and classification is ve...
Design and Analysis of Independent Suspension System for an All-Terrain Vehicle
The study in this paper is carried out on the topic design and analysis of independent suspension system for an allterrain vehicle. The purpose of this study is to design an independent type suspension system which can r...
FPGA Implementation of Efficient WindowArchitecture Design Using Completely Scaling – Free CORDIC Algorithm
one of the most important step in spectral analysis is filtering, this paper presents an FPGA implementation of window function using CORDIC (co-ordinate rotation digital computer) to minimize area-delay product. Co-ord...
Irrigation System and Its Methods
This paper provides information of “Irrigation system and its various methods”. There are many old and new techniques are now available for irrigation, which includes modern technology and automation i.e. the use of sen...