Implementation of a Fast Binary Floating Point Dadda Multiplier
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 11
Abstract
This project presents a high speed binary floating point multiplier based on Dadda Algorithm. To improve speed multiplication of mantissa is done using Dadda multiplier replacing Carry Save Multiplier. The design achieves high speed with maximum frequency of 526 MHz compared to existing floating point multipliers. The floating point multiplier is developed to handle the underflow and overflow cases. To give more precision, rounding is not implemented for mantissa multiplication. The multiplier is implemented using Verilog HDL and it is targeted for Xilinx Virtex-5 FPGA. The multiplier is compared with Xilinx floating point multiplier core.
Authors and Affiliations
Thalari Mohan, G. Mukesh
Keywords
Related Articles
- EP ID EP21395
- DOI -
- Views 248
- Downloads 4
Implementation of an Efficient Way of Broadcasting Response Message to Help Demanding Vehicle in VANET
VANET is very demanding area of research in these days. In this paper, we identify that when an emergency condition occurred at any location on the road, then emergency support take time to reach emergency location due...
slugA Review: Evaluating the Parametric Optimization of Electrical Discharge Machining (EDM) by Using & Comparing Artificial Neural Network (ANN) and Genetic Algorithm (GA)
Artificial neural networks (ANN) and Genetic algorithms (GA) in a wide sense both belong to the class of evolutionary computing algorithms that try to mimic natural evolution or information handling with respect to ever...
High Step-Up Converter Based On Cockcroft-Walton Voltage Multiplier with Different Capacitor Configuration
Demand for electrical energy and concern about green energy evoke research in the renewable energy sources for electrical power production. Since the output of major renewable energy sources like solar and fuel cell is...
slugA survey on Energy Efficient Routing Protocols in Wireless Sensor Network
Wireless Sensor Network is a network of sensor nodes without having any central controller. Its growth is expeditiously increasing and that’s why there is an immense field for research in this area. Many routing, power...
slugAn Approach towards Link Positions Routing In Wireless Network
Here, we account for the fact that MAC protocols incorporate a finite number of transmission attempts per packet. The performance of a path depends not only on the number of the links on the path and the quality of its l...