Implementation of a Fast Binary Floating Point Dadda Multiplier

Abstract

This project presents a high speed binary floating point multiplier based on Dadda Algorithm. To improve speed multiplication of mantissa is done using Dadda multiplier replacing Carry Save Multiplier. The design achieves high speed with maximum frequency of 526 MHz compared to existing floating point multipliers. The floating point multiplier is developed to handle the underflow and overflow cases. To give more precision, rounding is not implemented for mantissa multiplication. The multiplier is implemented using Verilog HDL and it is targeted for Xilinx Virtex-5 FPGA. The multiplier is compared with Xilinx floating point multiplier core.

Authors and Affiliations

Thalari Mohan, G. Mukesh

Keywords

Related Articles

Data Mining of Web Access Logs Using Classification Techniques

This paper focus on classification, technological advancement, business have gone online. Because of the growing popularity of the World Wide Web. Many website typically experience Lac of visitors every day. Data mining...

Secure Data Sharing in Big Data

The Storage of data is gradually increased in a huge amount. The data may contains some important or sensitive information store on a big data platform. The main use of this sharing is to share the data between the user...

Mathematical Modelling Of Blood Flow through Three Layered Stenosed Artry

A three layer mathematical model is presented to study the blood flow characteristics using blood fluid as casson’s and bingham plastic fluid model. The important characteristics of blood flow such as velocity profile,...

Implementation of Electronic Nose with TGS Gas Sensors

Nowadays, requirements for detecting fresh milk from farms are restricted by traditional testing methods and expensive imported detecting instruments, which is going against the improvement of fresh milk’s quality. The...

Factors Affecting Stability and Quality of the Power System with Its Compensation Techniques In Brief

The purpose of this paper is to provide the practical information about the factors responsible for affecting power system stability and power quality. Some compensation techniques are also discussed to improve the beha...

Download PDF file
  • EP ID EP21395
  • DOI -
  • Views 225
  • Downloads 4

How To Cite

Thalari Mohan, G. Mukesh (2015). Implementation of a Fast Binary Floating Point Dadda Multiplier. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(11), -. https://europub.co.uk/articles/-A-21395