Implementation of a General Purpose Sorter on FPGA

Apply

Implementation of a General Purpose Sorter on FPGA

Journal Title: GRD Journal for Engineering - Year 2016, Vol 2, Issue 1

Abstract

The objective of the paper is to implement a general purpose sorting algorithm. The paper should offer a sorting network that can be deployed in various applications in impulsive noise reduction filters for image processing and other signal processing applications. The algorithm and sorting network should offer less hardware complexity and better memory usage options. It involves design, simulation and FPGA implementation of a general purpose sorter processor. The paper describes a detailed survey of sorting algorithms that are acquiescent to FPGA implementation, homing in on the most suitable one that may be deployed in digital signal and image processing applications. The work extends by demonstrating the potential of the implemented sorter in noise reduction filters.

Authors and Affiliations

Mr. Kamel Alikhan Siddiqui

Keywords

Digital Algorithm Model & FPGA Implementation using Xilinx Finite State Machine for Controller and Design of the Data Path Structure of the Filter

EP ID EP224298
DOI -
Views 99
Downloads 0