Implementation of An Efficient Gate Level Modified Square-Root Carry Select Adder Using HDL

Abstract

Contribution of this work is reduce the area and power of the CSLA by a simple gate level modification. Based on this modification CSLA architecture have been developed and compared with the regular SQRT CSLA architecture. Carry Select Adder is one of the best adders used in many data processing processors to perform fast and robust arithmetic functions. It reduces the area and power consumption and became a reputed one. As co pared to the SQRT CSLA it is increased in delay. In this work we have evaluated the performance based delay, area and power with logical effort and through FPGA design by using Xilinx tool for synthesis and simulation for graphical verification by using Modelsim tool. The result analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Authors and Affiliations

K. SURYA KUMARI| Assistant Professor, ECE, Pragathi Engineering College, (Affiliated to JNTUK, A.P), K. HEMANTH KUMAR| M.Tech Scholar, Pragathi Engineering College, (Affiliated to JNTUK, A.P)

Keywords

Related Articles

Cryptography Based on DNA Using Random key Generation Scheme

With the growth of technological advancements, the threats dealt by a user grow exponentially. The 21st century is a period of information explosion in which information has become a very important strategic resource...

Hybrid active Power filter for power conditioning by using Space Vector Modulation controller

Active power filters are widely used in power systems due to their advantages to maintain power quality. In this paper, presents a control method for hybrid active power filter using Space Vector Pulse Width Modulatio...

We concentrate on the second sort called clustering CF, which just adventures the client thing communication data and identifies the areas by clustering strategies. Among algorithms of this sort, some are one side cl...

Tweet Scrutiny For Fast Communication Reporting

The major target of the system is develop a new earthquake detection algorithm it is used for To speed-up the detection process and reduce false detections.But here having one problem is Absence of evidence is not ev...

Mitigation of Non Linear Induced Harmonics In Grid Using Droop Controlled PV Based DG Shunt APF

This paper exhibitions the network tied Solar Photovoltaic generator system providing to nonlinear loads based Shunt Active Power Filter for reactive power remuneration and symphonious moderation by hang control tech...

Download PDF file
  • EP ID EP16237
  • DOI -
  • Views 401
  • Downloads 23

How To Cite

K. SURYA KUMARI, K. HEMANTH KUMAR (2013). Implementation of An Efficient Gate Level Modified Square-Root Carry Select Adder Using HDL. International Journal of Science Engineering and Advance Technology, 1(7), 186-190. https://europub.co.uk/articles/-A-16237