Implementation of Buffer for Network on Chip Router

Abstract

Network-on-Chip (NoC) introduces the design methodology of interconnection network into System-on-Chip (SoC). It overcomes the main disadvantages of traditional busbased SoC, for example, large delay, small link bandwidth and poor scalability, etc. It is widely believed that NoC will replace bus-based architecture to become the mainstream of SoC design methodology. In NoC architecture the processing elements (PEs) communicate with each other by exchanging messages over the network and these messages go through buffers in each router. Buffers are one of the major resources used by the routers in virtual channel flow control.

Authors and Affiliations

Minakshi M. Wanjari| Electronics Engineering Department, PCE, Nagpur, India, Dr. R. V. Kshirsagar| Electronics Engineering Department, PCE, Nagpur, India, Dr. Pankaj Agrawal| Electronics and Communication Engg. Dept. RCOEM, Nagpur, India

Keywords

Related Articles

Improving the Security of E-Passports with WDDL Logic and Elliptic Curve Cryptography

This paper describes the security of E-passport with elliptic curves. The chip which is having the information about the passenger should occupy very less area & The chip information cannot be traceable. AS Compared t...

Establishment of an Effective and Cost-efficient means of Communication in the Advent of a Disaster

Since times, disasters have been classified as mainly by two types: Natural and Man-made. Recently, In 2011 Japan faced a tragedy where natural disasters (tsunami, earthquakes) were accompanied by man-made disasters...

Personal Demographic Factors and their Influence on Entrepreneurial Intention : A Case in Srilanka

This Study presents a new model of personal demographic factors and entrepreneurial intention among undergraduates. Quantitative approach was utilized in this study; the survey instrument in the form of close-ended q...

Creep Life Estimation of Low Pressure Reaction Turbine Blade

Steam turbine blades are the most important component of the thermal power plant. Most of the research work on creep estimation is done on the high pressure or intermediate pressure turbines blades. The main aim of th...

Hierarchical Organization of Data Centre to Improve Quality of Services (QoS)

The cloud computing has become the buzz topic in today IT industry because it provides services at lower cost and high availability of services and supports the sharing of hardware and software simultaneously with mu...

Download PDF file
  • EP ID EP8527
  • DOI -
  • Views 391
  • Downloads 22

How To Cite

Minakshi M. Wanjari, Dr. R. V. Kshirsagar, Dr. Pankaj Agrawal (2014). Implementation of Buffer for Network on Chip Router. The International Journal of Technological Exploration and Learning, 3(1), 362-365. https://europub.co.uk/articles/-A-8527