Implementation of Different Low Power Multipliers Using Verilog
Journal Title: The International Journal of Technological Exploration and Learning - Year 2014, Vol 3, Issue 3
Abstract
Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. Multiplication represents a fundamental building block in all DSP tasks. The objective of a good multiplier is to provide a physically compact, good speed and low power consumption. To save significant power consumption of a VLSI design it is a good direction to reduce its dynamic power that is the major part of total power consumption. Two methods are common in current implementations: regular arrays and Wallace trees. The gatelevel analyses have suggested that not only are Wallace trees faster than array schemes, they also consume much less power. However these analyses did not take wiring into account, resulting in optimistic timing and power estimates. Continuous advances of microelectronic technologies make better use of energy, encode data more effectively, reduce power consumption, etc. Particularly, many of these technologies address low-power consumption to meet the requirements of various portable applications. In these application systems, a multiplier is a fundamental arithmetic unit and widely used in circuits. I compare results for 8bit-width the working of different multipliers by comparing the power consumption by each of them. The result of my paper helps us to choose a better option between serial and parallel multiplier in fabricating different systems. Multipliers form one of the most important components of many systems. So, by analyzing the working of different multipliers helps to frame a better system with less power consumption and lesser area.
Authors and Affiliations
Koteswara Rao Ponnuru| M. Tech, Assistant Professor SRK Institute of Technology Vijayawada, A.P., India, Shabeena Begum Mohammad| M. Tech, Assistant Professor SRK Institute of Technology Vijayawada, A.P., India
Keywords
Related Articles
- EP ID EP8552
- DOI -
- Views 432
- Downloads 22
A Study on Indian License Plate Identification
Vehicle License Plate Recognition is a very significant & complex area of Image processing which has various applications. In situations where no standard number plate format and font is maintained, identification bec...
A Network Attack Classification for Multi Agent System Using Flow Based Intusion Detection System
Intrusion detection system is precious for protecting the entire network from a large range of threats, modern intrusion detection techniques must cope with not only increase the detection rate but also increase the s...
Online Marketing in Indian Politics: Role of Social Media
Indian Politics has always been a field of importance for every individual, organization and nation. There is a lot of contribution of the young politicians and voters in politics. The research was conducted to find o...
Virtual Learning Environment for Next Generation in Electronics & Telecommunications Courses
The learners’ perspective on virtual laboratory of electronic and telecommunications courses in ODL mode of teaching, such as expectations, ‘learning outcomes’ and ‘satisfaction’, are reported. Few middle le...
Adaptive Non-Linear Bayesian Filter for ECG Denoising
The cycles of an electrocardiogram (ECG) signal contain three components P-wave, QRS complex and the T-wave. Noise is present in cardiograph as signals being measured in which biological resources (muscle contraction...