Implementation of Different Low Power Multipliers Using Verilog

Apply

Implementation of Different Low Power Multipliers Using Verilog

Journal Title: The International Journal of Technological Exploration and Learning - Year 2014, Vol 3, Issue 3

Abstract

Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. Multiplication represents a fundamental building block in all DSP tasks. The objective of a good multiplier is to provide a physically compact, good speed and low power consumption. To save significant power consumption of a VLSI design it is a good direction to reduce its dynamic power that is the major part of total power consumption. Two methods are common in current implementations: regular arrays and Wallace trees. The gatelevel analyses have suggested that not only are Wallace trees faster than array schemes, they also consume much less power. However these analyses did not take wiring into account, resulting in optimistic timing and power estimates. Continuous advances of microelectronic technologies make better use of energy, encode data more effectively, reduce power consumption, etc. Particularly, many of these technologies address low-power consumption to meet the requirements of various portable applications. In these application systems, a multiplier is a fundamental arithmetic unit and widely used in circuits. I compare results for 8bit-width the working of different multipliers by comparing the power consumption by each of them. The result of my paper helps us to choose a better option between serial and parallel multiplier in fabricating different systems. Multipliers form one of the most important components of many systems. So, by analyzing the working of different multipliers helps to frame a better system with less power consumption and lesser area.

Authors and Affiliations

Koteswara Rao Ponnuru| M. Tech, Assistant Professor SRK Institute of Technology Vijayawada, A.P., India, Shabeena Begum Mohammad| M. Tech, Assistant Professor SRK Institute of Technology Vijayawada, A.P., India

Keywords

The Effect of under Nutrition on Schooling, Adult Productivity and Economic Growth in South -West Madhya Pradesh, India

This study revealed the impact of malnutrition on schooling, learning and the lifetime earning potential of the child. For decades, south-west Madhya Pradesh (MP) has been one of the stateâ€™s worst malnutrition affec...

Experimental Investigation of Performance and Emission Characteristics of Diesel Engine Working on Diesel and Neem Oil Blend with Diethyl Ether as Additive

The depletion of oil resources as well as the environmental regulation has led to the development of alternate energy sources. The present study covers the various aspects of biodiesels fuel derived from crude neem oi...

EP ID EP8552
DOI -
Views 443
Downloads 22