Implementation of High Speed Area Efficient Fixed Width Multiplier

Abstract

The aim of project is to design a proposed truncated multiplier with less area utilization and low power comparing with previous multipliers. The proposed method finally reduces the number of full adders and half adders during the tree reduction. While using this proposed method experimentally, area can be saved. The output is in the form of LSB and MSB. Finally the LSB part is compressed by using operations such as deletion, reduction, truncation, rounding and final addition. In previous system, to reduce the truncation error by adding error compensation circuits. In this project truncation error is not more than 1 ulp (unit of least position). So there is no need of error compensation circuits, and the final output will be précised.

Authors and Affiliations

G. Rakesh| MTECH(VLSI), Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rakhesh.golla@gmail.com, R. Durga Gopal| JBREC Associate Professor, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rdurgagopal@gmail.com, D. N Rao| JBREC Principal, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, principal_jbr@yahoo.com

Keywords

Related Articles

Design And Simulation Of Interline Unified Power Quality Conditioner (Iupqc) By Using Fuzzy Logic Controller

This paper proposes anew connection for a unified power quality conditioner (UPQC) to improve the power quality of two feeders in a distribution system. The interline custom power devices named Interline Unified Powe...

The Process to disable ADHOC wireless sensor networks by depleting power using routing protocols

The consequence of Vampire attacks on linkstate, distance-vector, source routing and geographic and beacon routing protocols as well as a logical ID-based sensor network routing protocol. Whereas this is by no means...

Permitting Data Active For Cloud Processing Storage Method

Cloud service providers are having service metrics and service dimensions. With out these the cloud computing will not be executed. So we are providing saas , paas and iaas are providing for cloud with permitting dat...

Sensor networks are utilized as a part of various application spaces, for example, digital physical framework frameworks, natural checking, control lattices, and so on. Information are created at an extensive number...

The filter design optimization (FDO) issue is described as finding a strategy of channel coefficients that yields a channel format with scarcest whimsies, fulfilling the channel destinations. It has gotten a mammoth e...

Download PDF file
  • EP ID EP16341
  • DOI -
  • Views 338
  • Downloads 11

How To Cite

G. Rakesh, R. Durga Gopal, D. N Rao (2014). Implementation of High Speed Area Efficient Fixed Width Multiplier. International Journal of Science Engineering and Advance Technology, 2(10), 547-552. https://europub.co.uk/articles/-A-16341