Implementation of High Speed Area Efficient Fixed Width Multiplier

Abstract

The aim of project is to design a proposed truncated multiplier with less area utilization and low power comparing with previous multipliers. The proposed method finally reduces the number of full adders and half adders during the tree reduction. While using this proposed method experimentally, area can be saved. The output is in the form of LSB and MSB. Finally the LSB part is compressed by using operations such as deletion, reduction, truncation, rounding and final addition. In previous system, to reduce the truncation error by adding error compensation circuits. In this project truncation error is not more than 1 ulp (unit of least position). So there is no need of error compensation circuits, and the final output will be précised.

Authors and Affiliations

G. Rakesh| MTECH(VLSI), Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rakhesh.golla@gmail.com, R. Durga Gopal| JBREC Associate Professor, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, rdurgagopal@gmail.com, D. N Rao| JBREC Principal, Joginapally BR Engineering College,Yenkapally, Moinabad Mandal , R.R. District, Hyderabad, principal_jbr@yahoo.com

Keywords

Related Articles

We adopt a probabilistic strategy and propose two hub disappointment recognition plots that deliberately consolidate limited observing, area estimation and hub cooperation. Broad reproduction brings about both associ...

Clustered Node Based Load Balancing In Distributed Environment

Cloud computing having tremendous growth on recent years but it is not segregation on shared clouds. Distributed file systems are key building blocks for cloud computing applications based on the Map Reduce programmi...

The Wireless Mobile Network is work of "nodes"- from a couple to a few hundreds or even thousands, where every node is associated with one mobile. A node in a wireless mobile network that is equipped for using out so...

The Competent Service Management and Reliable Trustworthiness in Cloud Environment

Presently days, Cloud Computing is having trust area in innovative work regardless of loads of work in the stream. There are number of research issues in this section including trust management, privacy, security, re...

Iris recognition Using Fast Walsh Hadamard Transform Based feature Space

The significance of Iris detection and recognition in area of bioinformatics and pattern recognition has been increased from last few decades. Looking at the importance of Iris detection and recognition, we propose a...

Download PDF file
  • EP ID EP16341
  • DOI -
  • Views 358
  • Downloads 11

How To Cite

G. Rakesh, R. Durga Gopal, D. N Rao (2014). Implementation of High Speed Area Efficient Fixed Width Multiplier. International Journal of Science Engineering and Advance Technology, 2(10), 547-552. https://europub.co.uk/articles/-A-16341