Implementation of High Speed Full Adder Using DTMOS

Abstract

The power dissipation is a major problem in electronic devices. The importance for Power Management Integrated Circuit (PMIC) is emphasized as battery-powered portable electronics such as smart phone are commonly used. DTMOS technique meets the requirement for the low voltage and high-speed circuits. Due to larger current driving capacity and low leakage current, DTMOS is attractive for low power applications. So in this paper full adder design has been implemented using DTMOS technology and calculated its power dissipation and delay and compare this adder with CMOS adder using cadence tool.

Authors and Affiliations

Shubham Bansal, Dr. Neelam R Prakash

Keywords

Related Articles

A Study on the Peculiar Problems of Coldā€Formed Steel Design

The steel construction is the increasingly an important technology for the civil building and actually, the Steel industry is constantly in search of more and better uses for steel. The uses of hot-rolled welded and col...

Optimization of Drilling Process Parameters: A Review

Drilling is one of the widely used machining processes for various purposes. Now a days it is frequently used in automotive, aircraft and aerospace and dies or mold industries, home appliances, medical and electrical eq...

Big Data Vs Traditional Data

Computing devices have been storing, processing data growingly for decades but the rate of increase of the 'digital universe' has accelerated particularly in recent years, and now manifests exponential growth. Big data...

Reconciling End-To-End Confidentiality and Data Reduction in Cloud Storage

The repeating of data storage is reduced by the implementation of the de-duplication techniques. The wastage of memory storage is affected the storage space. The concept of cloud computing is helpful for data storage. B...

A Review Paper on Virtual Reality

This paper provides us a short survey on the topic virtual reality. Virtual reality some time also called virtual environments has drawn much attention in the last few years. Extensive media coverage causes this interes...

Download PDF file
  • EP ID EP24622
  • DOI -
  • Views 335
  • Downloads 11

How To Cite

Shubham Bansal, Dr. Neelam R Prakash (2017). Implementation of High Speed Full Adder Using DTMOS. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(6), -. https://europub.co.uk/articles/-A-24622