Implementation of High Speed Vedic Multiplier for Digital Signal Processing Using Multiplexer Based Adder

Abstract

Digital signal processors (DSPs) are very important in various engineering disciplines. Fast multiplication is very :important in DSPs for convolution, Fourier transforms, etc. A fast method for multiplication based on ancient Indian Vedic mathematics is proposed in this paper. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in detail. Urdhava tiryakbhyam is the general multiplication formula applicable to all cases of multiplication. The coding is done in Verilog and synthesis is done using Xilinx ISE 14.5. The combinational delay obtained after the synthesis is compared with existing multiplier. Further, this Vedic multiplier is used in matrix multiplication. This Vedic multiplier can bring great improvement in the DSP performance.

Authors and Affiliations

Neha Tyagi, Neeraj Kumar Sharma

Keywords

Related Articles

Al2O3 a Nanofluid in Radiator to Increase Cooling Performance Based On Water

Mixture of water and ethylene glycol as conventional coolants has been widely used in an automobile radiator for many years. Traditional coolant due to its low thermal conductivity results in less heat transfer. With ad...

Analysis of Security Features Offered by Firewall

In this period where most Internet users have dissimilar intent and with the unfasten, threatening scenery of the Internet world, the security of information consequently, becomes a top concern to all. Internet security...

Detection of Built-up Areas from High Resolution Satellite Images

With the advancement in remote sensing technology, high resolution remote sensing have become a key source of information in many application platforms such as urban development, agriculture monitoring, military, intell...

The Future Scope of Business Intelligence (BI)

Business intelligence (BI) is a broad category of application on programs and technologies for gathering, storing, analyzing, and providing access to data to help enterprise users make better business decisions. BI appl...

Detecting Power Grid Synchronisation Failure on Sensing Frequency or Voltage beyond Acceptable Range

Our project is designed to develop a system to detect the synchronization failure of any external supply source to the power grid on sensing the abnormalities in frequency and voltage. There are several power generation...

Download PDF file
  • EP ID EP24413
  • DOI -
  • Views 278
  • Downloads 9

How To Cite

Neha Tyagi, Neeraj Kumar Sharma (2017). Implementation of High Speed Vedic Multiplier for Digital Signal Processing Using Multiplexer Based Adder. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(6), -. https://europub.co.uk/articles/-A-24413