Implementation of High Speed Vedic Multiplier for Digital Signal Processing Using Multiplexer Based Adder

Abstract

Digital signal processors (DSPs) are very important in various engineering disciplines. Fast multiplication is very :important in DSPs for convolution, Fourier transforms, etc. A fast method for multiplication based on ancient Indian Vedic mathematics is proposed in this paper. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in detail. Urdhava tiryakbhyam is the general multiplication formula applicable to all cases of multiplication. The coding is done in Verilog and synthesis is done using Xilinx ISE 14.5. The combinational delay obtained after the synthesis is compared with existing multiplier. Further, this Vedic multiplier is used in matrix multiplication. This Vedic multiplier can bring great improvement in the DSP performance.

Authors and Affiliations

Neha Tyagi, Neeraj Kumar Sharma

Keywords

Related Articles

Data Hiding in Encrypted Images by using Huffman coding algorithm

It is used for privacy, security, and protection. As the entropy of encrypted images is maximized, it is difficult to losslessly vacate room after encryption using the existing methods. In the proposed work, security an...

Approaches for Software Testing Using UML

this testing process is based on using the modeling techniques that are defined in Unified modeling language. Software Testing is a important role for software development .The software development are two important pha...

Statistical Modelling of Nutritional, Educational and Socio-Economic Status of School Going Children

Background: Malnutrition is associated with an increase risk of morbidity and mortality and may case an undesirable effect on the growth and development in children. Malnutrition, the condition resulting from faulty nut...

Numerical solution of fractional-order logistic equations by fractional Euler’s method

In this article, fractional descriptions of logistic equations are solved by using fractional Euler's formula. The fractional derivative in this problem is in the Caputo sense. Special attention is focused on the stabil...

Energy Efficient Image Compression Using SPIHT and Huffman Encoding Based On DWT over Transmitting OFDM Channel

In this paper we present an energy saving approach to transmission of discrete wavelet transformation based compressed image frames over the OFDM channels. Based on one-bit channel state information at the transmitter,...

Download PDF file
  • EP ID EP24413
  • DOI -
  • Views 260
  • Downloads 9

How To Cite

Neha Tyagi, Neeraj Kumar Sharma (2017). Implementation of High Speed Vedic Multiplier for Digital Signal Processing Using Multiplexer Based Adder. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(6), -. https://europub.co.uk/articles/-A-24413