Implementation of Low Power Explicit Pluse - Triggered Flipflop based on Signal Feed Through Scheme
Journal Title: International Journal of Electronics and Communication Engineering - Year 2017, Vol 6, Issue 5
Abstract
Power consumption is a key design factor in many circuits. We can say low power concept is a skeleton of electronic industry. The requirement of low power is for consideration of power dissipation and the greatest challenge regarding area and circuit performance. A low power flip-flop design structure is explicit type pulse, trigger and a modified single phase clock is used for signal feed through the scheme. Pulse-triggered FF (PFF) is a single-latch structure that is more advantageous than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. In this work we have implemented various edges triggered flip-flop and studied their behaviour. We then proposed an Efficient P-FF design solves the long discharging path problem in case of conventional explicit type pulse-triggered FF (P-FF) and achieves better speed and power performance. Based on post-layout simulation results using Micro wind CMOS 90-nm technology, the Efficient P-FF design outperforms the conventional P-FF design in data-to-Q delay. In the meantime, the performance edges on power metrics respectively. Various simulation results based on CMOS 90-nm technology reveals that the Efficient P-FF design is power efficient when the pulse generator is shared with multiple FF’s. A better D-to-Q Delay is achieved. Both cadence virtuoso (90 nm technology) and micro-wind version 3.0.0 were used in the study and implementation of the circuits in this work
Authors and Affiliations
NIHAR RANJAN JENA, SUBHARAJIT JENA, ANANYA DASTIDAR
Keywords
Related Articles
- EP ID EP249885
- DOI -
- Views 147
- Downloads 0
SOA And RSOA Based Full-Duplex DWDM Transmission System
Due to rapid increases of the on-demand services a bidirectional DWDM transport system employing SOA and RSOA is proposed and demonstrated. Brilliant performances of BER were achieved for both down/up-link transmissions...
Design and Analysis of a Multi Layer Substrate Single Patch Microstrip Patch Antenna for Enhancing the Beam Width with Control on Directivity
This paper presents an efficient analysis of a micro strip antenna in terms of multilayered substrate and patch antennas. The present invention relates generally to the design and construction of micro strip antennas. Mo...
ANALYTICAL APPROACH IN RELIABILITY ASSESSMENT IN SOME PARTS OF 33/11KV POWER DISTRIBUTION SYSTEM USING FAULTS OUTAGE DATA OF PHED POWER OPERATOR IN PORT HARCOURT RIVERS STATE NIGERIA
Reliable and steady supply of electrical energy to consumers at distribution voltage level in every network is of fundamental importance to both service providers their customerss. For the customerr equipment to function...
UVM BASED VERIFICATION OF DUAL PORT SRAM BY IMPLEMENTING BIST
In this paper, we present a coverage driven functional verification based on UVM methodology using system Verilog language. As transistor scaled down, memory area on-chip & density of memory drastically increases. Which...
ANALYSIS OF DATAPATH FOR POWER, AREA, AND THROUGHPUT
In this paper we a representing a power efficient high throughput data path architectures. There are few previously proposed architectures which will also give the same results but we have modified such that it provides...