Implementation of Low Power Explicit Pluse - Triggered Flipflop based on Signal Feed Through Scheme
Journal Title: International Journal of Electronics and Communication Engineering - Year 2017, Vol 6, Issue 5
Abstract
Power consumption is a key design factor in many circuits. We can say low power concept is a skeleton of electronic industry. The requirement of low power is for consideration of power dissipation and the greatest challenge regarding area and circuit performance. A low power flip-flop design structure is explicit type pulse, trigger and a modified single phase clock is used for signal feed through the scheme. Pulse-triggered FF (PFF) is a single-latch structure that is more advantageous than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. In this work we have implemented various edges triggered flip-flop and studied their behaviour. We then proposed an Efficient P-FF design solves the long discharging path problem in case of conventional explicit type pulse-triggered FF (P-FF) and achieves better speed and power performance. Based on post-layout simulation results using Micro wind CMOS 90-nm technology, the Efficient P-FF design outperforms the conventional P-FF design in data-to-Q delay. In the meantime, the performance edges on power metrics respectively. Various simulation results based on CMOS 90-nm technology reveals that the Efficient P-FF design is power efficient when the pulse generator is shared with multiple FF’s. A better D-to-Q Delay is achieved. Both cadence virtuoso (90 nm technology) and micro-wind version 3.0.0 were used in the study and implementation of the circuits in this work
Authors and Affiliations
NIHAR RANJAN JENA, SUBHARAJIT JENA, ANANYA DASTIDAR
Keywords
Related Articles
- EP ID EP249885
- DOI -
- Views 148
- Downloads 0
SOA And RSOA Based Full-Duplex DWDM Transmission System
Due to rapid increases of the on-demand services a bidirectional DWDM transport system employing SOA and RSOA is proposed and demonstrated. Brilliant performances of BER were achieved for both down/up-link transmissions...
Performance of Adaptive OFDM Scheme for Broadband Power Line Communication System with Neural Network Based Channel Prediction
Broadband Power Line Communication (BPLC) is a popular technology that utilizes the existing power line networks for the transmission of information. The power line channel is affected by multipath propagation. The BPLC...
Design of Horn Antenna Arrays for the Generation of Low Sidelobes
The source of electromagnetic waves is antenna. Antenna is a device which radiates electromagnetic energy into free space in all directions single antenna characteristics like high beam width, low gain and low bandwidth...
DESIGN AND DEVELOPMENT OF ULTRA LOW POWER WIRELESS PROGRAMMABLE COMPACT DEVICE
This project is about to design and development of ultra- low power wireless device. Which is used for wireless devices and wireless applications. Requirements the design of microelectronic circuits with the low power bl...
IMPACT OF INFORMATION AND COMMUNICATION TECHNOLOGY (ICT) ON DISTANCE LEARNING PROGRAMME OF NATIONAL TEACHERS’ INSTITUTE, DEKINA STUDY CENTRE: IMPLICATIONS FOR COUNSELLING
The study focused on the impact of ICT on distance learning programme of the National Teachers Institute Kaduna, Dekina Study Centre. The study provided answers to three research questions. Survey design was adopted and...