Implementation of Optimized 64 Bit MAC using Vedic Multiplier and Reverse Logic Gate

Abstract

In advanced digital signal processing the MAC (multiply and accumulate unit) unit acquires the predominant role. The optimized MAC unit deals with improvising the speed, area power consumption. The high speed processors rely on multiplication operation as they are the core of many DSP applications today. The multiplication is done using the ancient Vedic multiplication and the addition is carried out by reversible logic gate. The Vedic multiplier is used so as to reduce the partial product generation and reduces the latency. Reversible logic is used to reduce the power dissipation and to resist information loss. The carry select adder is used as it is the fastest addition adder and the speed is due to the limited carry propagation from input to output. The optimization of MAC unit design is programmed using Verilog - HDL using Xilinx ISE 14.7 and the FPGA implementation is done on Spartan3E.

Authors and Affiliations

Savitha S, S. Raja, Amrutha Soroobini S, Anusruthi K, Barani Priya L

Keywords

Related Articles

Information Seeking Behavior of Students in Theem College of Engineering Boisar: A Survey

Information needs and information seeking behaviour are important aspects in information science. This study states the comparative study of information seeking behaviour of students in Theem college of Engineering Bois...

Real Time Monitoring of Humidity and Temperature Effects on Pv Cells with Data Logger System

Today the world is focused in harnessing non-conventional sources of energy to cater the energy needs of the world’s growing population. Solar energy is one such renewable energy source with great potential to be the pr...

A Review on Digital Image Scrambling Encryption Techniques

Digital image scrambling encryption technology is a way of securing digital image information. With the use of transformation techniques, it can change the original image into a disordered one beyond recognition, making...

Ant Colony System based solution of Vehicle Routing Problem with Enhanced Heuristics: A proposed technique

Ant colony system is a meta-heuristic that has been applied to various combinatorial optimization problems, including travelling salesman problem and quadratic assignment problem. Ant colony system has some limitations...

Development of Elastic Modulus - Density Chart for a Typical Femur Bone Model

Finite element (FE) analysis has been widely used to study the behaviour of bone or implants in many clinical applications. One of the main factors in analyses is the realistic behaviour of the bone model, because the b...

Download PDF file
  • EP ID EP23692
  • DOI http://doi.org/10.22214/ijraset.2017.3230
  • Views 297
  • Downloads 5

How To Cite

Savitha S, S. Raja, Amrutha Soroobini S, Anusruthi K, Barani Priya L (2017). Implementation of Optimized 64 Bit MAC using Vedic Multiplier and Reverse Logic Gate. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(3), -. https://europub.co.uk/articles/-A-23692