Introducing Primality Testing Algorithm with an Implementation on 64 bits RSA Encryption Using Verilog
Journal Title: Sir Syed University Reseacrh Journal of Engineering and Technology - Year 2012, Vol 2, Issue 1
Abstract
Abstract---A new structure to develop 64-bit RSA encryption engine on FPGA is being presented in this paper that can be used as a standard device in the secured communication system. The RSA algorithm has three parts i.e. key generation, encryption and decryption. This procedure also requires random generation of prime numbers, therefore, we are proposing an efficient fast Primality testing algorithm to meet the requirement for generating the key in RSA algorithm. We use right-to-leftbinary method for the exponent calculation. This reduces the number of cycles enhancing the performance of the system and reducing the area usage of the FPGA. These blocks are coded in Verilog and are synthesized and simulated in Xilinx 13.2 design suit.
Authors and Affiliations
Rehan Shams, fouzia Hanif Khan, Umair Jillani, Muhammad Umair
Keywords
Related Articles
- EP ID EP431675
- DOI -
- Views 145
- Downloads 0
Deployment of Sensors to Optimize the Network Coverage Using Genetic Algorithm
Wireless Sensor Networks (WSNs) are commonly used in various pervasive applications. Wireless communication is the fastest growing segment of the communication industry that has captured attention of the media and imagin...
Implementation of Genetic Algorithms for Optimization of Transportation Problem
Abstract— Transportation problem is a model which is commonly used in data structure solving a problem (human problem solving due to the computational method) because all the humans are related to transportation in any t...
Labview Based Automated External Defibrillator
In today's era when precise, accurate and time efficient systems are in great demand, automated techniques supersede manual practices. As a need of time, we introduce a wireless, automated, cost effective, yet reliable a...
A NOVEL MINIMIZATION METHOD FOR SENSOR DEPLOYMENT VIA HEURISTIC 2-SAT SOLUTION
Abstract- The tasks of guard placement or sensor deployment in an art gallery, a museum or in the corridors of public and security buildings pose the same problem, which requires placing the guards or sensors so as to co...
Low Power Design of 40 Gigabit Ethernet Media Access Controller Using Hyper Transport Protocol IO Standard
Abstract— Nowadays, the low power design requirement for the communication equipment is becoming essential for green communication systems. The Ethernet Media Access Controller (EMAC) is an important source interfacing t...