Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier

Journal Title: Bonfring International Journal of Man Machine Interface - Year 2012, Vol 2, Issue 4

Abstract

In binary number system carry is a major problem in arithmetical operation. We have to suffer O(n) carry propagation delay in n-bit binary operation. To overcome this problem signed digit is required for carry free arithmetical operation. Further, literature reviews suggest that multi-valued logic (MVL) would be a better choice to address the problem of developing faster chips for performing faster computational operation. Quaternary Signed Digit (QSD) have a major contribution in higher radix (=4) carry free arithmetical operation. For digital implementation, the signed digit quaternary numbers are represented using 3-bit 2's compliment notation. In this paper, a simple and new technique of binary (2's compliment) to QSD conversion is proposed and described. Well-known operational amplifier (OPAMP) based digital to analog converter circuit is also given to verify the above technique.

Authors and Affiliations

Tanay Chattopadhyay , Tamal Sarkar

Keywords

Related Articles

Effects of Computerized Patient Records on Patients 

Computerized Patient Records (CPR) are computer-based documentations of all the meetings between a patient and a physician that contain the data of the various details about the patient, any clinical observations, invest...

Effect of Dimension & Material Composition on Transmission Coefficient and Tunneling Current of Double Quantum Barrier Structure with Band Nonparabolicity

Transmission coefficient, eigen states and tunneling current density of a potentially symmetric quantum double barrier structure has been numerically computed using transfer matrix technique for qualitative analysis of r...

Logic for Mode Transition of Autopilots in Lateral Direction for Commercial Aircrafts 

Complexity in autopilot logic design and confusion involved in its mode transition is one of the major reasons for the accidents in highly automated airliner. In this paper we present the usage of a recently proposed arr...

An Advanced Genetic Optimization Algorithm to Solve Combined Economic and Emission Dispatch Problem

The dispatch of electric load is one of the key functions in electrical power system operation, management and planning. The key intention of economic load dispatch is to reduce the total production cost of the generatin...

Test Suite Skimming on Agent Based Model using Maximum Clique on a Modified Bee Colony Algorithm

The need for test case skimming is inevitable in almost all arenas of software testing owing to the business constraints on the drop dead date of the date of delivery to pass the QA cycle. Trade-offs are often needed to...

Download PDF file
  • EP ID EP93129
  • DOI 10.9756/BIJPSIC.3130
  • Views 119
  • Downloads 0

How To Cite

Tanay Chattopadhyay, Tamal Sarkar (2012). Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier. Bonfring International Journal of Man Machine Interface, 2(4), 7-12. https://europub.co.uk/articles/-A-93129