Low Complexity Reliability Based Message Passing Decoder Architecture For Non Binary LDPC Codes

Abstract

Non-binary low-density parity-check (NBLDPC) codes can achieve better error-correcting performance than their binary counterparts at the cost of higher decoding complexity when the codeword length is moderate. The recently developed iterative reliability-based majority-logic NB-LDPC decoding has better performance complexity tradeoffs than previous algorithms. This paper first proposes enhancement schemes to the iterative hard reliabilitybased majority-logic decoding (IHRB-MLGD). Compared to the IHRB algorithm, our enhanced (E)- IHRB algorithm can achieve significant coding gain with small hardware overhead. Then low-complexity partial-parallel NB-LDPC decoder architectures are developed based on these two algorithms. Moreover, novel schemes are developed to keep a small proportion of messages in order to reduce the memory requirement without causing noticeable performance loss. In addition, a shift-message structure is proposed by using memories concatenated with variable node units to enable efficient partial-parallel decoding for cyclic NBLDPC codes. our proposed decoders have at least tens of times lower complexity with moderate coding gain loss.

Authors and Affiliations

Maddirala Kranthi Kiran| M.Tech Student (VLSI System Design) Srinivasa Institute of Science And Technology, kadapa Email-Id: mkranthi440@gmail.com, G Venkata Karthik| Assistant Professor Srinivasa Institute of Science and Technology, kadapa

Keywords

Related Articles

An Innovative Approach for Various Grades Of Geo-Polymer Concrete With The Replacement Of River Sand With Robosand

One of the endeavors to create ecologically neighborly cement is to decrease the use of Portland concrete by utilizing by-item materials, for example, fly powder. It is realized that generation of one ton of Portland...

Renewable Energy System with High performance Hybrid Cascaded Inverter

In this paper, Renewal energy system with high performance Hybrid cascaded inverter is proposed. It is based on two kinds of power devices those are MOSFET and IGBT and also the cascaded inverter consists of three H-...

Correction of Power Factor by Using Static Synchronous Compensator (STATCOM)

In this paper we introduced a new control scheme which uses one PFC Boost Converter connected in shunt with a diode rectifier to recover the harmonic current drawn by the single phase diode rectifier. The line curren...

Accurate Stretch Harmonisation For Peripatetic In Marine Stretch Networks

In factual stretch underneath water Stretch networks are not able to commune frequently. These type networks are execute unsynchronized manner. However so voluminous authors anticipated different type of technologies...

Protection Guarded Secrecy Sustain Access Manipulate Procedure Intended for Relational Data

Access control systems safeguard the touchy information's from unauthenticated clients. Be that as it may, when touchy information's is given and a Privacy Protection Mechanism (PPM) is not set up, an approved client...

Download PDF file
  • EP ID EP16279
  • DOI -
  • Views 439
  • Downloads 18

How To Cite

Maddirala Kranthi Kiran, G Venkata Karthik (2014). Low Complexity Reliability Based Message Passing Decoder Architecture For Non Binary LDPC Codes. International Journal of Science Engineering and Advance Technology, 2(7), 176-183. https://europub.co.uk/articles/-A-16279