Low-Error and High-Throughput Discrete Cosine Transform (DCT) Design

Abstract

In this paper, by operating the shifting and addition in parallel, an error-compensated addertree (ECAT) is proposed to deal with the truncation errors and to achieve low-error and highthroughput discrete cosine transform (DCT) design. Many DCT architectures were proposed on systolic design to reduce the number of multipliers in the systolic design as multipliers consumes high power and occupy less area . Instead of the 12 bits used in previous works, 9-bit distributed arithmeticprecision is chosen for this work so as to meet peak-signal-to-noise-ratio (PSNR) requirements. He proposed 2-D DCT core synthesized by usingXilinx ISE 9.1, and the Xilinx XC2VP30 FPGA can achieve 792 megapixels per second (Mpels/sec) throughput rate.

Authors and Affiliations

Mohammad Sadiq Ali| Associate Professor ,Department of ECE, Sri Venkateswara College Of Engineering And Technology, Chittor, K Sumanth| Student Department of ECE, Sri Venkateswara College Of Engineering And Technology, Chittor

Keywords

Related Articles

A New MMC Converter With Fault Blocking Capability for HVDC Interconnects

This work proposes a modular multilevel dc/dc converter, named the DC-MMC, that can be conveyed to interconnect HVDC systems of various or comparable voltage levels. Its key elements include: 1) bidirectional power s...

We research a novel plan of online multi-modal distance metric learning (OMDML), which investigates a brought together two-level web based learning plan: (i) it figures out how to streamline a separation metric on ev...

An Efficient Intrusion-Detection Mechanisms To Protect Manet From Attacks

The self-configuring ability of nodes in MANET absolutes it admired among essential mission applications like military use or emergency recovery. The mobility and scalability carried by wireless network ended it poss...

An Energy Based Fuzzy Logic Dc-Link Voltage Controller For Three Phase DSTATCOM To Compensate AC Loads

it is very important to compensate the transient response of DSTATCOM for unbalanced and nonlinear loads. Majorly the dc link voltage will be varied, when any small change in the load side. The proper operation of DS...

Real Time Automatic Number Plate Recognition Using Morphological Algorithm

The rising increase of up to date urban and national road networks over the last three decades become known the need of capable monitoring and management of road traffic. Expected techniques for traffic measurements,...

Download PDF file
  • EP ID EP16393
  • DOI -
  • Views 330
  • Downloads 13

How To Cite

Mohammad Sadiq Ali, K Sumanth (2014). Low-Error and High-Throughput Discrete Cosine Transform (DCT) Design. International Journal of Science Engineering and Advance Technology, 2(11), 806-810. https://europub.co.uk/articles/-A-16393