Low Power And Area Efficiency of SHA-1 and SHA-2 Hash Algorithm
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 7
Abstract
This paper summarizes about the design of a Low Power and Efficiency of SHA-1 and SHA-2 Hash Functions capable of performing all members of the Secure Hash Algorithm (SHA) group of Hash Functions. The need for high-speed cryptography is introduced, as well as the SHA-1 and SHA-2 Hash Functions and their operation. Work performed at other institutions to improve throughput and power consumption is presented with advantages and disadvantages discussed. The ASIC design is then discussed, with comparisons made to previously publish ASIC and FPGA implementations. The possibility of using this ASIC architecture for the SHA-3 candidates, as well as the Message Digest (MD) families of Hash Functions is suggested as an area of future work as it is shown the ASIC Architecture designed would be capable of this with only program modifications required
Authors and Affiliations
N. Swetha , K. Raveena, Asst. Prof.
RC Band Pass Filters Analysis for Under damped Operating Conditions
Filters of some sort are essential to the operation of most electronic circuits. It is therefore in the interest of anyone involved in electronic circuit design to have the ability to develop filter circuits capable o...
A Scalable Privacy-Preserving Verification Correctness Protocol to Identify Corrupted Data in Cloud Storage
Cloud computing prevails over the whole world which makes the mankind to rely more on a number of online storage systems to back up data or for using it in real time which gives an anywhere, anytime access. Thus lot o...
Recognition and Classification of Broken Characters using Feed Forward Neural Network to Enhance an OCR Solution
The major problem faced by an Optical Character Recognizer (OCR) can be attributed to the presence of a large number of broken characters in a digital document image. Recognition of such documents accurately, that...
Reduction of Data at Namenode in HDFS using harballing Technique
HDFS stands for the Hadoop Distributed File System. It has the property of handling large size files (in MB’s, GB’s or TB’s). Scientific applications adapted this HDFS/Mapreduce for large scale data analytics [1]....
RSA algorithm realization on FPGA
The RSA algorithm is a secure, high quality, public key algorithm..The paper presents the architecture and modeling of RSA public key encryption/decryption systems. It is been observed that it is difficult to implement R...