Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation

Abstract

CMOS based circuits are more susceptible to the radiation environment as the critical charge (Qcrit) decreases with technology scaling. A single ionizing radiation particle is more likely to upset the sensitive nodes of the circuit and causes Single Event Upset (SEU). Subsequently, hardening latches to transient faults at control inputs due to either single or multi-nodes is progressively important. This paper proposes a Fully Robust Triple Modular Redundancy (FRTMR) latch. In FRTMR latch, a novel majority voter circuit is proposed with a minimum number of sensitive nodes. It is highly immune to single and multi-node upsets. The proposed latch is implemented using CMOS 45 nm process and is simulated in cadence spectre environment. Results demonstrate that the proposed latch achieves 17.83 % low power and 13.88 % low area compared to existing Triple Modular Redundant (TMR) latch. The current induced due to transient fault occurrence at various sensitive nodes are exhibited with a double exponential current source for circuit simulation with a minimum threshold current value of 40 µA.

Authors and Affiliations

S Satheesh Kumar, S Kumaravel

Keywords

Related Articles

Towards Privacy Preserving Commutative Encryption-Based Matchmaking in Mobile Social Network

The last decade or so has witnessed a sharp rise in the growth of mobile devices. These mobile devices and wireless communication technologies enable people around the globe to instantaneously communicate with each other...

Formalization of Behavior Change Theories to Accomplish a Health Behavior

The objective of this paper is to study theories behind behavior change and adaptation of behavior. Humans often live according to habitual behavior. Changing an existing behavior or adopting a new (healthier) behavior i...

Towards a New Approach to Improve the Classification Accuracy of the Kohonen’s Self-Organizing Map During Learning Process

Kohonen self-organization algorithm, known as “topologic maps algorithm”, has been largely used in many applications for classification. However, few theoretical studies have been proposed to improve and optimize the lea...

The Optimization of Query Processing in Seabase Cloud Databases based on CCEVP Model

A cloud database is a database usually installed on cloud computing software platforms. There are several methods for query processing in cloud databases. This study tried to optimize query processing in the SeaBase clou...

Swarm Robotics and Rapidly Exploring Random Graph Algorithms Applied to Environment Exploration and Path Planning

We propose an efficient scheme based on a swarm robotics approach for exploring unknown environments. The initial goal is to trace a map which is later used to find optimal paths. The algorithm minimizes distance and dan...

Download PDF file
  • EP ID EP611424
  • DOI 10.14569/IJACSA.2019.0100760
  • Views 74
  • Downloads 0

How To Cite

S Satheesh Kumar, S Kumaravel (2019). Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation. International Journal of Advanced Computer Science & Applications, 10(7), 433-443. https://europub.co.uk/articles/-A-611424