Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation

Abstract

CMOS based circuits are more susceptible to the radiation environment as the critical charge (Qcrit) decreases with technology scaling. A single ionizing radiation particle is more likely to upset the sensitive nodes of the circuit and causes Single Event Upset (SEU). Subsequently, hardening latches to transient faults at control inputs due to either single or multi-nodes is progressively important. This paper proposes a Fully Robust Triple Modular Redundancy (FRTMR) latch. In FRTMR latch, a novel majority voter circuit is proposed with a minimum number of sensitive nodes. It is highly immune to single and multi-node upsets. The proposed latch is implemented using CMOS 45 nm process and is simulated in cadence spectre environment. Results demonstrate that the proposed latch achieves 17.83 % low power and 13.88 % low area compared to existing Triple Modular Redundant (TMR) latch. The current induced due to transient fault occurrence at various sensitive nodes are exhibited with a double exponential current source for circuit simulation with a minimum threshold current value of 40 µA.

Authors and Affiliations

S Satheesh Kumar, S Kumaravel

Keywords

Related Articles

PSIM and MATLAB Co-Simulation of Photovoltaic System using “P and O” and “Incremental Conductance” MPPT

The photovoltaic (PV) generator shows a nonlinear current-voltage (I-V) characteristic that its maximum power point (MPP) differs with irradiance and temperature. by employing simple maximum power point tracking algorith...

A Review of Bluetooth based Scatternet for Mobile Ad hoc Networks

Bluetooth based networking is an emerging and promising technology that takes small area networking to an enhanced and better level of communication. Bluetooth specification supports piconet formation. However, scatterne...

Toward a Hybrid Approach for Crowd Simulation

We address the problem of simulating pedestrian crowd behaviors in real time. To date, two approaches can be used in modeling and simulation of crowd behaviors, i.e. macroscopic and microscopic models. Microscopic simula...

Exploiting Temporal Information in Documents and Query to Improve the Information Retrieval Process: Application to Medical Articles

In the medical field, scientific articles represent a very important source of knowledge for researchers of this domain. But due to the large volume of scientific articles published on the web, an efficient detection and...

Hierarchical Cellular Structures in High-Capacity Cellular Communication Systems 

In the prevailing cellular environment, it is important to provide the resources for the fluctuating traffic demand exactly in the place and at the time where and when they are needed. In this paper, we explored the abil...

Download PDF file
  • EP ID EP611424
  • DOI 10.14569/IJACSA.2019.0100760
  • Views 81
  • Downloads 0

How To Cite

S Satheesh Kumar, S Kumaravel (2019). Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation. International Journal of Advanced Computer Science & Applications, 10(7), 433-443. https://europub.co.uk/articles/-A-611424