Low Power And High Speed Sample And Hold For Adc Applications

Abstract

This Paper describes the improved design of low voltage sample and hold amplifier for analog to digital converter applications. The proposed design uses double sampling technique to increase the sampling rate, reliable bootstrap switch to reduce switch on resistance and to extend linear range of switch and better SFDR. The designed sample and hold operates at 100MS/s for input signal amplitude of 1.2Vpp.The circuits are designed using CSM 0.18µm technology incadence environment and power consumption estimated was 6.5 mwatt from 1.2V power supply

Authors and Affiliations

Prity Yadav, Annu Saini

Keywords

.

Related Articles

Preliminarily Design of Portable and Sustainable Solar Refrigerator

This paper presents a preliminary design of a sustainable, portable solar refrigerator, which uses a solar adsorption system. The aim is to achieve a sustainable design that includes not only the materials but also consi...

Autonomous Domicile

“AUTONOMOUS DOMICILE” stands for self-reliant structure or net zero energy building. An autonomous domicile can be defined as a building in which renewable energy is created on the structure itself and same is used for t...

Progressive Collapse Assessment of a Multi-Storey RC Framed Structure Using Non-Linear Static Analysis Technique

Progressive collapse is the process of extensive failure initiated by local structural damage, or a chain reaction of failures. Local damage that initiates progressive collapse is called initiating damage. The main focus...

Analysis Effect of Sedimentation at MHP Type Turbine Open Flume on Irrigation Channel

The MHP utilization in irrigation canals wear Plopeler Open Flume turbine type. PLTMH of this type, in the rainy season affects the quality of the electrical power produced, such as the generator voltage V (Volt), turbin...

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

Voltage Controlled Oscillator is one of the most imperative blocks in the present communication system. It finds application in both wired as well as wireless communication as clock generator, frequency synthesizer and s...

Download PDF file
  • EP ID EP392638
  • DOI 10.9790/9622-0711013338.
  • Views 51
  • Downloads 0

How To Cite

Prity Yadav, Annu Saini (2017). Low Power And High Speed Sample And Hold For Adc Applications. International Journal of engineering Research and Applications, 7(11), 33-38. https://europub.co.uk/articles/-A-392638