Low Power Design of A SRAM Cell for Embedded Memory

Abstract

This paper presents a new SRAM cell to reduce power consumption with the feedback technique by using Schmitt Trigger in the proposed circuitry design. By the proposed design we may reduce the power consumption and area than the existing type of designs. The Schmitt Trigger operation gives better read-stability as well as better write-ability compared to the standard 6T bitcell. This work mainly focuses on the design of a new SRAM cell for reducing the power consumption is implemented in Microwind and DSCH tools. The goal of this project is to develop a circuit level technique that takes advantage of program behavior to reduce power consumption with no performance degradation. With the help of proposed design we may reduce power consumption more than 63.68% and area is overhead. This paper presents a low power consumption SRAM cell and array architecture targeting high performance, low power embedded memory.

Authors and Affiliations

P Kalyana Srinivasa Rao, J Venkata Suman

Keywords

Related Articles

Generalization Algorithm For Prevent Inference Attacks In Social Network Data

Online social networking has become one of the most popular activities on the web. Online social networks (OS Ns), such as Facebook, are increasingly utilized by many people. OS Ns allow users to control and customiz...

Expressive Cryptosystem for Accessible Data Sharing in Cloud Storage

Cloud storage is getting especially acclaimed these days. The two huge workplaces that cloud give are data stockpiling and data sharing. An ensured data sharing in cloud is a basic issue. This paper goes with a consi...

Improving QOS Using Virtual Topology Design for OBS Switching Network

In WDM Networks, OPS and OBS provides efficient communications for many internet applications such as high performance scientific computations, video conferencing by combining hundreds of high speed wavelength channe...

Implementation of VLSI Based Router for Custom Network On Chip Applications

A fast full-chip synthesis method to construct network-on-chips (Custom Noc) for network on chip based systems.It can be used for irregular network topology for specific designs with already known communication deman...

Risk Management in ERP Implementation

“There can be no great accomplishment without risk”, says by the Neil Armstrong. Risk management is very crucial and vital task in the current era of competitive business for any organization, who takes the various ki...

Download PDF file
  • EP ID EP27736
  • DOI -
  • Views 260
  • Downloads 2

How To Cite

P Kalyana Srinivasa Rao, J Venkata Suman (2013). Low Power Design of A SRAM Cell for Embedded Memory. International Journal of Research in Computer and Communication Technology, 2(11), -. https://europub.co.uk/articles/-A-27736