LOW POWER HIGH PERFORMANCE ANALYSIS FOR 64 BIT ARITHMETICAL LOGICAL UNIT

Abstract

As we know we are in the age of Internet of things based technology . Where every device is control by the web or app applications so for those type of technology there is need of fast system which will compute the data as fast as possible with less battery consumption. The core of every embedded device and processor which in turn uses ALU as the workhorse. As we know if workhorse require less power, speed and area so based on that workhorse complete system will make justice with SPAA metrics (Speed, Power, Area and Accuracy). This project proposed an architecture of 64 bit General Purpose ALU .The critical power dissipation can be avoided by the application of clock gating of the hardware required and improving architectural approach for this in which we divide ALU is four sub block of 16-16 bit. These 64 bit ALU is identify input bit and according to that it will perform operation. Due to these logic we can save power consumption. The synthesized architecture will be implemented by Hardware descriptive language (Verilog). Analysis will be performing on on FPGA (Field Programmable Gate Array) level.

Authors and Affiliations

Shikha Gupta

Keywords

Related Articles

 Methodology for Risk Assessment and Management of Critical Bridges

 An important aspect of designing bridges for security in an economically feasible way is to have in place plans for evaluating the criticality of any one structure on the transportation network. Thus, in deciding...

 SMALL SCALE SOLAR STILL – A REVIEW

 In this communication an attempt has been made to review, in brief, work on small scale solar still. The review includes purification methods including the state of art and historical background. The classificatio...

MEDICAL IMAGE DENOISE METHOD BASED ON CURVELET TRANSFORM: AN APPROACH FOR EDGE PRESERVATION

In medical images noise and artifacts are presented due to the measurement techniques and instrumentation. Because of the noise present in the medical images, physicians are unable to obtain required information from th...

 Multi bit Error Detection and Correction Architecture for Motion Estimation in Viedo Coding Systmes

 The Motion Estimation (ME) is used in video coding systems to calculate the best motion between the current frame and reference frames. Process Element (PE) is the key component of ME. Error presence in the SAD v...

Wavelength Division Multiplexing

In Wavelength Division Multiplexing so each light path can carry a huge amount of traffic and if end-user applications. Hence fault-tolerance path which carries traffic during normal operation is called as primary pat...

Download PDF file
  • EP ID EP96053
  • DOI 10.5281/zenodo.52497
  • Views 64
  • Downloads 0

How To Cite

Shikha Gupta (30). LOW POWER HIGH PERFORMANCE ANALYSIS FOR 64 BIT ARITHMETICAL LOGICAL UNIT. International Journal of Engineering Sciences & Research Technology, 5(5), 889-894. https://europub.co.uk/articles/-A-96053