Low Power Mix Logic Design Using Line Decoder: A Review

Abstract

In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut

Authors and Affiliations

Keywords

Related Articles

Assessment of Security Analysis and Portfolio Management in Indian Stock Market

A portfolio is an assortment of protections. Since it is infrequently alluring to contribute the whole assets of an individual or a foundation in solitary security, it is basic that each security is seen in the portfolio...

Energy Generation using Rocking Chair

Engineering plays vital role in the fast running world. Technology plays significant role in the production of new things in day to day world. Energy storage is the main key to rule this technological world today. This w...

Bioprospecting for High Lipid Producing Microalgae for Biodiesel Production

Fuels based upon crude oils are become unsustainable because of draining resources and also their contribution of those fuels to the release of carbon dioxide into the environment is high. Hence, Microalgae have gained m...

Growth of E Banking in India

Financial services industry is developing due to the introduction of internet, rapid technological evolutions, deregulation, globalization as well as the impact of changing competitive and regulatory forces. So Financial...

Development and Validation of RP HPLC Method for Estimation of Vortioxetine in Bulk and Pharmaceutical Dosage Form

A rapid and precise reverse phase high performance liquid chromatographic method has been developed for the validated of Vortioxetine in its pure form as well as in tablet dosage form. Chromatography was carried out on O...

Download PDF file
  • EP ID EP361599
  • DOI -
  • Views 81
  • Downloads 0

How To Cite

(2018). Low Power Mix Logic Design Using Line Decoder: A Review. International Journal of Trend in Scientific Research and Development, 2(4), -. https://europub.co.uk/articles/-A-361599