Low Power Mix Logic Design Using Line Decoder: A Review

Abstract

In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut

Authors and Affiliations

Keywords

Related Articles

Precision Farming

precision mean ”the quality of being clear or exact”. Farmer tries hard to get the result but we need the smart way and result oriented. The history of India's development has been inexorably linked to that of its fa...

Android Based Questionnaires Application for Heart Disease Prediction System

Today classification techniques in data mining are most popular to prediction and data exploration. This Heart Disease Prediction System HDPS is using Naive Bayesian Classification with a comparison for simple probabilit...

Club Management System using Laravel Framework

CMS (Club Management system) is an integrated management system handling the common functions of enrolment, fulfillment, member/club/promotion information support, claims, billing and standard reporting via additional su...

Microgravity and Infertility

It was observed that swim rate of sperm changes in microgravity. Sperm swim with higher velocity in microgravity. The fertilization might be affected by this mobility changes in sperm and this led to reduction in sperm m...

Analyze the Molecular Genetics of a Solitary Causative Genetic Material behind Muscular Dystrophy

Muscular dystrophy is a genetic disorder characterized by progressive muscle weakness and degeneration. Duchenne muscular dystrophy DMD is the most common X linked disorder muscular dystrophy. It is caused by an absence...

Download PDF file
  • EP ID EP361599
  • DOI -
  • Views 68
  • Downloads 0

How To Cite

(2018). Low Power Mix Logic Design Using Line Decoder: A Review. International Journal of Trend in Scientific Research and Development, 2(4), -. https://europub.co.uk/articles/-A-361599