Low Power Mix Logic Design Using Line Decoder: A Review
Journal Title: International Journal of Trend in Scientific Research and Development - Year 2018, Vol 2, Issue 4
Abstract
In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut
Repositioning Reading Comprehension for Learner Autonomy in English as a Second Language
The ultimate aim of any reading effort is to first and foremost comprehend the message of the text being read. It is only when one comprehends that one enjoys a given text and one is expected to react, evaluate and benef...
GSM Based Home Appliance Control System
In this paper, describes about how to control home appliances, auto door sliding motor, fan and lighting using GSM technology by using android application through android mobile phone. Performing of these tasks with a si...
Public Interest Litigation: A Critical Review
In this research paper the researcher has focused on the introduction of Public Interest Litigation in the Indian Judicial System. The innovative procedure of law has been introduced for betterment of the socially and ec...
Grid-Connected PV-Wind System with Implementation
Renewable energy sources are getting more and more widespread, mainly due to the fact that they generate energy by keeping the environment clean. Most of these systems have an isolation transformer included, which if exc...
The FTIR Spectra of Raw Magnesite and Sintered Magnesite
Magnesite is a magnesium carbonate mineral because of its thermal stability and inertness. All the three grades of magnesite both in raw and sintered forms have vast applications. The FTIR spectra of raw magnesite and si...