Low Power Mix Logic Design Using Line Decoder: A Review
Journal Title: International Journal of Trend in Scientific Research and Development - Year 2018, Vol 2, Issue 4
Abstract
In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut
Secure Data Deduplication with Dynamic Ownership Management in Cloud Storage
In this paper, we propose a novel server-side deduplication scheme for encrypted data. It allows the cloud server to control access to outsourced data even when the ownership changes dynamically by exploiting randomized...
Thoughts of M N Roy on Radical Humanism and Democracy
This research paper focuses on M N Roys thoughts on his political philosophy, Radical humanism, and democracy. Western political ideologies, capitalism, and socialism unfit to the Indian context. Therefore, there is nece...
Extracting the User's Interests from Web Log Data using A Time Based Algorithm
The knowledge on the cobweb is growing expressively. Without a recommendation theory, the clients may come through lots of instance on the network in finding the knowledge they are stimulated in. Today, many web recommen...
Digital Transformation in Financial Services and Challenges and Opportunities
The economic development of any country depends on the well structured and innovative financial system of the country. Innovation is the need of the hour in any segment. The word is continuously experiencing unbelievable...
Problems Faced by the Farmers while Availing the Loan Facilities from the Banks - A Case Study of District Kulgam, Jammu and Kashmir
In the present study, the researcher estimates the association between the different socioeconomic variables and the price fixing in case of selling of apple produce at the household level in Kulgam, one of the districts...