Low Power Mix Logic Design Using Line Decoder: A Review
Journal Title: International Journal of Trend in Scientific Research and Development - Year 2018, Vol 2, Issue 4
Abstract
In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut
A Survey of DDOS Attacks and Solutions using Packet Filtering Mechanism
Distributed Denial Of Service attack is the most significant and continuous threat in cyber security. It is one of the biggest security concerns for security professionals and has taken the attention of today’s cyber wor...
Social Media in Tourism- A Double-Edged Sword
Extensive spread of the Internet and speedy technological advancement have revolutionized all industries in the World specifically tourism. The presence of the information and communication technology have fundamentally...
Study for Comparison on Design of Steel Frame using Rolled, Fabricated and PEB Sections
Recently, the introduction of Pre Engineered Building PEB design of structures has been as an optimised alternative for the construction of steel sheds. The adoption of PEB design concept instead of use of traditional ro...
Green Sustainability Development for Industry Internet of Things in Railway Transportation Industry
Since the railway industry has become the primary consideration for technology upgrade, there is also the issue of the technology being green and sustainable. There is no global sustainability policies when the railway i...
Existence of Extremal Solutions of Second Order Initial Value Problems
In this paper existence of extremal solutions of second order initial value problems with discontinuous right hand side is obtained under certain monotonicity conditions and without assuming the existence of upper and lo...