Low Power Mix Logic Design Using Line Decoder: A Review

Abstract

In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut

Authors and Affiliations

Keywords

Related Articles

Making the cities green: Ecological restoration of degraded urban areas using green infrastructure implications

The ecological functions of urban areas are degraded; the infrastructures of cities and the built-up regions have enormous impacts on ecosystems and ecology of the urban environment. In this paper, we focused on the conn...

Privacy and Security on Social Media

Social Media have become a integral part of human life. With over 1 billion users connected through online network. Social media is an online platform where we can share our information like text, photos, thoughts, video...

Factors Affecting Organizational Work Conditions on Employee Job Satisfaction Evidence from the Ethiopian Airline Industry

Job satisfaction among workers is important to customer satisfaction and corporate efficiency in a competitive environment. Workers regard working conditions as key components for their success require frequent assessmen...

Seed Quality Analysis Using Image Processing and ANN

The use of good quality seed is important for the satisfactory production of a good quality crop and is essential for export in markets. Quality control is very important in food industry because based on quality of food...

The Indian Magical Herb: '˜Sanjeevni' (Selaginella Bryopteris)

India is the largest producer of medicinal herbs and is called the botanical garden of the world. Ayurveda and herbal medicine are two important forms of alternative medicine that is widely available in India. In rural I...

Download PDF file
  • EP ID EP361599
  • DOI -
  • Views 96
  • Downloads 0

How To Cite

(2018). Low Power Mix Logic Design Using Line Decoder: A Review. International Journal of Trend in Scientific Research and Development, 2(4), -. https://europub.co.uk/articles/-A-361599