Low Power Mix Logic Design Using Line Decoder: A Review
Journal Title: International Journal of Trend in Scientific Research and Development - Year 2018, Vol 2, Issue 4
Abstract
In todays world, as the technology is developing so rapidly the designing of the systems are becoming more and more compact. In some systems even if the circuits are not compact; still there is a need of less power consumption. This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2“4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Additionally, four new 4“16 decoders are designed by using mixed-logic 2“4 predecoders combined with standard CMOS postdecoder. Low Power is a well established discipline; it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design. This paper is the review of use of line decoder to reduce power consumption as well as reduce number of transistor and power dissipation. 1. INTRODUCTION: In the modern age, there is an immense need of applications which consume less power and are small in area. The low power design is major issue in high performance digital system, such as microprocessors, digital signal processors (DSPs) and other applications. Designing of low power VLSI circuits is a technological need in these due to the high demand for portable consumer electronics products. Ku. Priyanka M. Raut | Dr. R. M. Deshmukh"Low Power Mix Logic Design Using Line Decoder: A Review" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14146.pdf http://www.ijtsrd.com/engineering/telecommunications/14146/low-power-mix-logic-design-using-line-decoder-a-review/ku-priyanka-m-raut
Role of Lok Adalats in India
Lok Adalats are the alternative justice dispensation system of this global society. It provides a supplementary forum to the victims for satisfactory settlement of their disputes. It is one of the components of ADR syste...
Location Based Nearest Keyword Search
It is common that the objects in a spatial database are associated with keyword to indicate their businesses/services/features. An interesting problem known as Closest Keywords search is to query objects, called nearest...
Train Tracker using GPS System
Now a days, Travelling from train is a important part of the each and every person and it is fastest way to travel in the city. But, as the need of the train is increases the train accidents and violation is also increas...
An Impact on Content Based Image Retrival A Perspective View
The explosive increase and ubiquitous accessibility of visual data on the Web have led to the prosperity of research activity in image search or retrieval. With the ignorance of visual content as a ranking clue, methods...
Single Image Super Resolution using Interpolation and Discrete Wavelet Transform
Geo-polymer concrete is known as one of environmental- friendly construction materials. Using by-product material such as flyash and metakaolin replace cement would avoid carbon dioxide CO2 emission during the manufactur...