LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR

Journal Title: Indian Journal of Computer Science and Engineering - Year 2012, Vol 3, Issue 1

Abstract

A majority of the portable multimedia embedded devices like mobile phone, notebook computers which interfaces with information from the real-world environment are essentially Digital Signal Processing (DSP) circuits whose main building block is a Multiplier-Accumulator (MAC). The performance of the full adders that are a part of the MAC unit can significantly affect the efficiency of the whole system. Hence the reduction of power consumption in Full adder circuit is necessary for low power applications. In this paper, the various adder cell circuits are implemented using different CMOS logic structures and their performance is analyzed in 130nm technology. Further, two novel Full adder cells called HYBRID I and HYBRID II are proposed for data path circuit and simulated using 130nm technology with BSIM model. The Post layout is developed for these adders and its Performances like Power, Delay and Power-delay product-PDP are analyzed and compared with the other existing adders. These Hybrid Full adders show the better performance than other adders and operate at low voltage with good signal integrity, thereby making them suitable for high performance applications.

Authors and Affiliations

B. Sathiyabama , Dr. S. Malarkkan

Keywords

Related Articles

PATTERN GENERATION FOR TWODIMENSIONAL CUTTING STOCK PROBLEM WITH LOCATION

Selection of feasible cutting patterns in order to minimize the raw material wastage which is known as cutting stock problem has become a key factor of the success in today’s competitive manufacturing industries. In this...

ANALYSIS OF FEATURE SELECTION WITH CLASSFICATION: BREAST CANCER DATASETS

Classification, a data mining task is an effective method to classify the data in the process of Knowledge Data Discovery. A Classification method, Decision tree algorithms are widely used in medical field to classify th...

AN OPTICAL NEURAL NETWORK MODEL FOR MINING FREQUENT ITEMSETS IN LARGE DATABASES

This paper proposes a model for mining frequent patterns in large databases by implementing Optical Neural Networks. The whole database is scanned only once and stored as a matrix. The frequent patterns are then mined fr...

Coarse-Grained ParallelGeneticAlgorithm to solve the Shortest Path Routing problem using Genetic operators

In computer networks the routing is based on shortest path routing algorithms. Based on its advantages, an alternative method is used known as Genetic Algorithm based routing algorithm, which is highly scalable and insen...

SCHEDULING OF MECHANICS IN AUTOMOBILE REPAIR SHOPS USING ANN

Scheduling problems are NP – Hard combinatorial optimization problems, since many algorithms have been developed which offers new promising insights for solving resource allocation problems. Considering the problems face...

Download PDF file
  • EP ID EP145526
  • DOI -
  • Views 142
  • Downloads 0

How To Cite

B. Sathiyabama, Dr. S. Malarkkan (2012). LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR. Indian Journal of Computer Science and Engineering, 3(1), 114-120. https://europub.co.uk/articles/-A-145526