LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR

Journal Title: Indian Journal of Computer Science and Engineering - Year 2012, Vol 3, Issue 1

Abstract

A majority of the portable multimedia embedded devices like mobile phone, notebook computers which interfaces with information from the real-world environment are essentially Digital Signal Processing (DSP) circuits whose main building block is a Multiplier-Accumulator (MAC). The performance of the full adders that are a part of the MAC unit can significantly affect the efficiency of the whole system. Hence the reduction of power consumption in Full adder circuit is necessary for low power applications. In this paper, the various adder cell circuits are implemented using different CMOS logic structures and their performance is analyzed in 130nm technology. Further, two novel Full adder cells called HYBRID I and HYBRID II are proposed for data path circuit and simulated using 130nm technology with BSIM model. The Post layout is developed for these adders and its Performances like Power, Delay and Power-delay product-PDP are analyzed and compared with the other existing adders. These Hybrid Full adders show the better performance than other adders and operate at low voltage with good signal integrity, thereby making them suitable for high performance applications.

Authors and Affiliations

B. Sathiyabama , Dr. S. Malarkkan

Keywords

Related Articles

DATA- FILE SECURITY ENCRYPTION ALGORITHM

Algorithm and implementation of a secure username and pass word encryption and file encryption technique is described.

ONLINE SCAMS: TAKING THE FUN OUT OF THE INTERNET

The fun of using the Internet has become sour due to the various scams taking place day in and day out, all around the world. Internet users are being trapped around every corner and their credit card information is bein...

DESIGNING DEPENDABLE AGILE LAYERED WEB SERVICES SECURITY ARCHITECTURE SOLUTIONS

Service Orientation Engineering (SOE) (using Web Services) and Agile modeling software development presents promising solutions for contemporary software development projects to deal effectively with challenges in increa...

Optimization of Computer Networks

Computer Networks have pervaded our life like anything. They are present in all aspects of our life. Information transmission like Internet usage uses computer networks. As more and more people use computer networks, tra...

AN ENERGY EFFICIENT EVENT DETECTION CLASSIFIER IN WIRELESS SENSOR NETWORK USING SUPPORT VECTOR MACHINE

Wireless sensor network (WSN) comprises of nodes that are spatially distributed to monitor the environments and detect the events accordingly. Correlated Data Gathering (CDG) in wireless sensor network used Adaptive and...

Download PDF file
  • EP ID EP145526
  • DOI -
  • Views 141
  • Downloads 0

How To Cite

B. Sathiyabama, Dr. S. Malarkkan (2012). LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR. Indian Journal of Computer Science and Engineering, 3(1), 114-120. https://europub.co.uk/articles/-A-145526