Low Power, Reduced Dynamic Voltage Swing Domino Logic Circuits

Journal Title: Indian Journal of Computer Science and Engineering - Year 2010, Vol 1, Issue 2

Abstract

Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuits. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power dissipation. In this work, new reduced – swing domino logic techniques which provide significant low power dissipation as compared to traditional domino circuit structures are proposed. The key idea of the new design styles is to limit both the upper and lower bounds of the voltage swing at the internal dynamic node. The voltage swing at the input and output of the circuits remains full – swing. The design styles are compared by performing detailed transistor level simulations on benchmark circuits such as OR2 gate, AND2 gate, XOR2 gate, 16-bit adder, 16-bit Comparator and 4-bit LFSR(Linear Feedback Shift Register) using Dsch3 and Microwind3 CAD tool.

Authors and Affiliations

Salendra. Govindarajulu , Dr. T. Jayachandra Prasad , P. Rangappa

Keywords

Related Articles

Performance Evolution of Various Wavelets in Cervical Lesion Detection

Cervical cancer is one of most common cancers among women in the world caused by human papilloma virus infection. It develops in the tissue of cervix which connects upper body of the uterus to the vagina. The types of ca...

AN ENERGY EFFICIENT EVENT DETECTION CLASSIFIER IN WIRELESS SENSOR NETWORK USING SUPPORT VECTOR MACHINE

Wireless sensor network (WSN) comprises of nodes that are spatially distributed to monitor the environments and detect the events accordingly. Correlated Data Gathering (CDG) in wireless sensor network used Adaptive and...

3D MODELLING FROM UN CALIBRATED IMAGES – A COMPARATIVE STUDY

3D modeling is a demanding area of research. Creating a 3D world from sequence of images captured using different mobile cameras pose additional challenge in this field. We plan to explore this area of computer vision to...

A NOVEL APPROACH TO TEST SUITE REDUCTION USING DATA MINING

Software testing is the most important and time consuming part of software development lifecycle. The time spent in testing is mainly concerned with generating the test cases and testing them. Our goal is to reduce the t...

A COMPARITIVE ANALYSIS ON NANOWIRE BASED MEMS PRESSURE SENSOR

This paper compares a MEMS Piezoresistive pressure sensor which utilizes a circular and square shaped polysilicon diaphragm with a nanowire to enhance the sensitivity of the pressure sensor. The nanowires for both the se...

Download PDF file
  • EP ID EP102823
  • DOI -
  • Views 167
  • Downloads 0

How To Cite

Salendra. Govindarajulu, Dr. T. Jayachandra Prasad, P. Rangappa (2010). Low Power, Reduced Dynamic Voltage Swing Domino Logic Circuits. Indian Journal of Computer Science and Engineering, 1(2), 74-81. https://europub.co.uk/articles/-A-102823